

# BL0942 datasheet

# BL0942 Calibration-

BL0942

Free Metering

Chip Data

Sheet



#### Table of contents

1	Product	Brief 4
	1.1	Function Introduction
	1.2	Main Features
	1.3	System Block Diagram5
	1.4	Package and Pin Description6
	1.5	Register List
	1.6	Special Register Description9
	1.7	Performance indicators11
	1.7.	1 Electrical parameter performance11
	1.7.	2 Limit range
2	Functio	nal description
	2.1	Current and voltage transient waveform measurement
	2.2	Active power
	2.3	Active power anti-submarine motion14
	2.4	Energy Metering
	2.5	RMS value of current and voltage 16
	2.6	Overcurrent Detection
	2.7	Zero-crossing detection
	2.8	Line voltage frequency detection
3	Communi	cation interface
	3.1	SPI
	3.1.	1 Working mode
	3.1.	2 frame structure

**BL0942** 



# **BL0942** 内置时钟免校准计量芯片

	3.1.3	Write Operation Timing23				
	3.1.4	Read Operation Timing24				
	3.1.5	SPI Interface Fault Tolerance Mechanism24				
3.2	UA	RT25				
	3.2.1	Baud Rate Configuration 25				
	3.2.2	25 per byte format				
	3.2.3	Write Timing				
	3.2.4	Read Timing				
	3.2.5	Timing Description				
	3.2.6	Packet Send Mode				
	3.2.7	UART Interface Protection Mechanism29				
0rd	ler Info	rmation				
Scr	Screen printing information					
pac	kages .					

4

5

6



# 1 Product description

#### 1.1 Function introduction

**BL0942** is a calibration-free energy metering chip with a built-in clock, suitable for single-phase multi-function energy meters, smart sockets, smart home appliances and other applications, with high cost performance.

BL0942

**BL0942** integrates 2- way high-precision Sigma-Delta ADC , analog circuit modules such as reference voltage, power management, and digital signal processing circuits for processing electrical parameters such as active power, current and voltage RMS.


**BL0942** can measure parameters such as current, voltage RMS, active power, active energy, etc., and can output fast current RMS (for overcurrent protection), as well as waveform output and other functions, and output data through UART/SPI interface, which can fully meet the requirements of intelligent The needs of fields such as sockets, smart home appliances, single-phase multi-function electric energy meters, and big data collection of electricity consumption information.

**BL0942** has a patented anti-creep design, combined with a reasonable external hardware design, it can ensure that the noise power is not included in the energy pulse when there is no current.

#### 1.2 main feature

- Two independent Sigma-Delta ADCs, one current and one voltage.
- RMS current range ( 10mA~30A ) @1mohm
- Active energy (1w~6600w) @1mohm@220V
- Can output current, voltage RMS, fast current RMS, active power
- The batch factory gain error is less than 1%, and the external components can be exempted from calibration if they meet certain conditions
- The current channel has an overcurrent monitoring function, and the monitoring threshold and response time can be set
- Voltage / current zero-crossing signal output
- Built-in waveform register, which can output waveform data for load type analysis
- SPI ( the fastest rate supports 900KHz) /UART ( 4800-38400bps) communication method ( TSSOP14L Package supports up to 4 slice cascading






- Power down monitoring, below 2.7V, the chip enters the reset state
- Built-in **1.218V** reference voltage source
- Built-in oscillation circuit, the clock is about 4MHz
- Chip single working power supply 3.3V, low power consumption 10mW (typical value)

BL0942

• SSOP10L/TSSOP14L encapsulation



### 1.3 System Block Diagram




*BL0942* 

Figure 1



# 1.4 Package and Pin Description



*BL0942* 


Figure 2

Pin Description ( SSOP10L)

pin	symbol	illu							
No		stra							
		te							
1	VDD	Power supply ( +3.3V)							
2,3	IP,IN	Current channel analog input, the maximum differential							
		voltage of the pins is ±42mV (30mV rms)							
4	VP	Voltage signal input terminal, maximum differential							
		voltage ±100mV (70mV rms)							
5	GND	chip ground							
6	CF1	Power status output, which can be configured by the							
		<b>OT_FUNX</b> register to output a variety of power information							
7	SEL	UART/SPICommunication mode selection (0: UART 1:							
		SPI), internal pull-down resistor,							
		Floating is $0$ level ( UART), and the pin is directly connected							
		to VDD to be high level ( SPI)							
8	SCLK_BPS	SPI mode clock input, selectable baud rate in UART mode							
9	RX/SDI	UART/SPI multiplexing pin, UART RX/SPI DIN, external pull-							
		up is required in UART mode							
		resistance							
10	TX/SDO	UART/SPI multiplexed pin, UART TX/SPI DOUT, needs to be							
		connected externally in UART mode							
		pull resistor							









#### Pin Description ( TSSOP14L)

in	a semb a 1	illu							
pin	symbol								
number		stra te							
1	VDD	Power supply ( +3.3V)							
2,3	IP,IN	Current channel analog input, the maximum differential voltage							
		of the pins at the default gain of $16 \text{ is } \pm 42 \text{mV}$ (30mV							
		rms) ;							
4	VP	Voltage signal input terminal, maximum differential voltage							
		±100mV (70mV rms)							
5	GND	chip ground							
6	A1	UART mode, it is used as the low address of the chip select							
		function. Internal default dropdown.							
7	A2_NCS	UART mode, it is used as the high address of the chip select							
		function. In SPI mode, as CS chip select control,							
		Active low. Internal default dropdown.							
8	CF2	Power status output, which can be configured by the OT_FUNX							
		register to output a variety of power information							
9	ZX	The zero-crossing monitoring output pin can be configured by							
		the <b>OT_FUNX</b> register to output a variety of electric energy							
		information							
10	CF1	Power status output, which can be configured by the $OT_{FUNX}$							
		register to output a variety of power information							
11	SEL	UART/SPI Communication mode selection (0: UART 1: SPI),							
		there is a pull-down resistor inside , and it is							
		It is Olevel ( UART), and the pin is directly connected to							
		VDD, which is high level (SPI)							
12	SCLK_BPS	SPI mode clock input, selectable baud rate in UART mode							
13	RX/SDI	UART/SPI multiplexing pin, UART RX/SPI DIN, external pull-up							
		resistor is required in UART mode							



SHAN		■ <b>BL0942</b> 内置时钟免校准计量芯片
14	TX/SDO	UART/SPI multiplexing pin, UART TX/SPI DOUT, external pull-up
		resistor is required in UART mode





# 1.5 register list

essnal read / read / writenal writeclan t bit0x01L_WAVERW200x00000Current waveform register, signed0x02V_WAVERW200x000000Current RMS register, signed0x03L_RMSRW200x000000Current RMS register, unsigned0x04V_RMSRWtwo0x000000Current RMS register, unsigned0x05L_FAST_RMSRWtwo0x000000Current Fast RMS Register, unsigned0x06WATTRWtwo0x000000Current Fast RMS Register, unsigned0x06WATTRWtwo0x000000Active power register, signed0x07CF_CNTRWtwo0x000000Active power register, signed0x08FREQRW160x4E20LINE VOLTAGE FREQUEXCY REGISTER0x09STATUSRW100x000status register0x14WA_CREEPR/WR80x00Current RMS Small Signal Correction Register0x14UA_CREEPR/WR30x1Current Fast RMS Refresh Period Register0x16L_FAST_RMS CYCR/WR60x24Output Configuration Register0x14WA_CREEPR/WR60x24Output Configuration Register0x14WA_CREEPR/WR100x87Current Fast RMS Refresh Period Register0x15	1.1.		exter	inter	effi		1					
readreadreadreadreadreadreadreadreadwritewritebit	addr	name	nal	nal	cien	Defaults	describe					
Electric parameter register (read only)           Ox01         I_WAVE         R         W         20         0x00000         Current waveform register, signed           0x02         V_WAVE         R         W         20         0x00000         Current RMS register, unsigned           0x03         I_RMS         R         W         twen         0x000000         Current RMS register, unsigned           0x04         V_RMS         R         W         twen         0x000000         Voltage rms register, unsigned           0x05         I_FAST_RMS         R         W         twen         0x000000         Current Fast RMS Register, Unsigned           0x06         WATT         R         W         twen         0x000000         Active power register, signed           0x06         WATT         R         W         twen         0x000000         Active power register, signed           0x07         CF_CNT         R         W         twen         0x000000         Active energy pulse count           ty         four         I         0x00000         Active energy pulse count         register, unsigned           0x08         FREQ         R         W         16         0x4E20         LINE VOLTAGE FREQUENCY REGISTER	635			read /	t							
register (read only)0x01I_WAVERW200x00000Current waveform register, signed0x02V_WAVERW200x00000Voltage waveform register, signed0x03I_RMSRWtwen four0x000000Current RMS register, unsigned0x04V_RMSRWtwen four0x000000Voltage rms register, unsigned0x04V_RMSRWtwen four0x000000Current Fast RMS Register, Unsigned0x05I_FAST_RMSRWtwen four0x000000Active power register, signed ty0x06WATTRWtwen 			write	write								
Ox01     I_WAVE     R     W     20     0x00000     Current waveform register, signed       Ox02     V_WAVE     R     W     20     0x000000     Voltage waveform register, signed       Ox03     I_RMS     R     W     twen     0x000000     Current RMS register, unsigned       Ox04     V_RMS     R     W     twen     0x000000     Current RMS register, unsigned       0x04     V_RMS     R     W     twen     0x000000     Current Fast RMS Register, unsigned       0x05     I_FAST_RMS     R     W     twen     0x000000     Current Fast RMS Register, unsigned       0x06     WATT     R     W     twen     0x000000     Active power register, signed       0x07     CF_CNT     R     W     twen     0x000000     Active energy pulse count register, unsigned       0x08     FREQ     R     W     twen     0x00000     Active energy pulse count register       0x09     STATUS     R     W     10     0x000     Status register       0x12     I_RMSOS     R/W     R     8     0x00     Current RMS Small Signal Correction Register       0x14     WA_CREEP     R/W     R     8     0x08     Active power anti-passage register       0x12												
DX02     V_WAVE     R     W     20     0x00000     Voltage waveform register, signed       Dx03     I_RMS     R     W     twen     0x000000     Current RMS register, unsigned       Dx04     V_RMS     R     W     twen     0x000000     Voltage rms register, unsigned       0x04     V_RMS     R     W     twen     0x000000     Voltage rms register, unsigned       0x05     I_FAST_RMS     R     W     twen     0x000000     Current Fast RMS Register, Unsigned       0x06     WATT     R     W     twen     0x000000     Active power register, signed       0x07     CF_CNT     R     W     twen     0x000000     Active power register, unsigned       0x08     FREQ     R     W     16     0x4E20     LINE VOLTAGE FREQUENCY REGISTER       0x09     STATUS     R     W     10     0x00     status register       0x12     I_RMSOS     R/W     R     8     0x08     Active power anti-passage register       0x14     WA_CREEP     R/W     R     8     0x08     Active power anti-passage register       0x14     UA_CREEP     R/W     R     16     0xFFF     Current Fast RMS Refresh Period Register       0x14     WA_CREEP     <	0.01											
Dx03     I_RMS     R     W     twen ty four     0x00000     Current RMS register, unsigned       0x04     V_RMS     R     W     twen ty four     0x000000     Voltage rms register, unsigned       0x05     I_FAST_RMS     R     W     twen ty     0x000000     Current Fast RMS Register, Unsigned       0x06     WATT     R     W     twen ty     0x000000     Active power register, signed       0x07     CF_CNT     R     W     twen ty     0x000000     Active energy pulse count register, unsigned       0x08     FREQ     R     W     16     0x4E20     LINE VOLTAGE FREQUENCY REGISTER       0x09     STATUS     R     W     10     0x000     status register       0x12     I_RMSOS     R/W     R     8     0x08     Active power anti-passage register       0x14     WA_CREEP     R/W     R     8     0x08     Active power anti-passage register       0x14     UA_CREEP     R/W     R     8     0x08     Active power anti-passage register       0x15     I_FAST_RMS_ TH     R/W     R     16     0xFFFF     Current Fast RMS Refresh Period Register       0x14     WA_CREEP     R/W     R     2     0x3     Line Voltage Frequency Refresh Period Register												
Image: Constraint of the second sec		—										
NoteNoteNoteNoteNote0x04V_RMSRWtwen ty four0x000000Voltage rms register, unsigned ty four0x05I_FAST_RMSRWtwen ty four0x000000Current Fast RMS Register, Unsigned0x06WATTRWtwen four0x000000Active power register, signed ty four0x06WATTRWtwen ty four0x000000Active power register, signed register, unsigned0x07CF_CNTRWtwen ty four0x000000Active energy pulse count register, unsigned0x08FREQRW160x4E20LINE VOLTAGE FREQUENCY REGISTER0x09STATUSRW100x000status register0x12I_RMSOSR/WR80x00Current RMS Small Signal Correction Register0x14WA_CREEPR/WR80x0BActive power anti-pasage register0x14I_FAST_RMS_ THR/WR160x4FFFCurrent Fast RMS Refresh Period Register0x16I_FAST_RMS_ CVCR/WR30x1Current Fast RMS Refresh Period Register0x17FREQ_CYCR/WR60x24Output Configuration Register0x18OT_FUNXR/WR100x87User Mode Select Register0x19MODER/WR100x87User Mode Select Register	0x03	I_RMS	R	W		0x000000	Current RMS register, unsigned					
Ox04     V_RMS     R     W     twen ty four     0x000000 0x000000     Voltage rms register, unsigned       0x05     I_FAST_RMS     R     W     twen four     0x000000     Current Fast RMS Register, Unsigned       0x06     WATT     R     W     twen four     0x000000     Active power register, signed       0x07     CF_CNT     R     W     twen four     0x000000     Active energy pulse count register, unsigned       0x08     FREQ     R     W     16     0x4220     LINE VOLTAGE FREQUENCY REGISTER       0x09     STATUS     R     W     10     0x000     status register       0x12     I_RMSOS     R/W     R     8     0x00     Current RMS Small Signal Correction Register       0x14     WA_CREEP     R/W     R     8     0x08     Active power anti-passage register       0x15     I_FAST_RMS_ TH     R/W     R     16     0xFFFF     Current Fast RMS Refresh Period Register       0x16     I_FAST_RMS_ CYC     R/W     R     2     0x3     Line Voltage Frequency Refresh Period Register       0x17     FREQ_CYC     R/W     R     6     0x24     Output Configuration Register       0x18     OT_FUNX     R/W     R     10     0x87     User Mode Select Re					-							
DecisionLength of the fourty fourOx000000 Ox000000Current Fast RMS Register, Unsigned0x06WATTRWtwen four0x000000 fourActive power register, signed ty four0x07CF_CNTRWtwen four0x000000 fourActive energy pulse count register, unsigned four0x07CF_CNTRWtwen four0x000000 fourActive energy pulse count register, unsigned four0x08FREQRW160x4E20LINE VOLTAGE FREQUENCY REGISTER User operation rregister0x09STATUSRW100x000Status register0x12I_RMSOSR/WR80x0BActive power anti-passage register urrite)0x14WA_CREEPR/WR80x0BActive power anti-passage register0x16I_FAST_RMS_ CYCR/WR160xFFFFCurrent Fast RMS Refresh Period Register0x17FREQ_CYCR/WR20x3Line Voltage Frequency Refresh Period Register0x18OT_FUNXR/WR100x87User Mode Select Register0x14GAIN_CRR/WR100x87User Mode Select Register	0×04		D	\٨/		0×000000	Voltago rms registor unsigned					
Image: FAST_RMSRWfourCurrent Fast RMS Register, Unsigned0x06WATTRWtwen tw0x00000 twActive power register, signed0x06WATTRWtwen tw0x000000 tyActive power register, signed0x07CF_CNTRWtwen tw0x00000 tyActive energy pulse count register, unsigned0x08FREQRW160x4E20LINE V0LTAGE FREQUENCY REGISTER0x09STATUSRW100x000Status register0x12I_RMSOSR/WR80x00Current RMS Small Signal Correction Register0x14WA_CREEPR/WR80x00Current Fast RMS Threshold Register0x16I_FAST_RMS_ CYCR/WR160xFFFFCurrent Fast RMS Threshold Register0x17FREQ_CYCR/WR20x3Line Voltage Frequency Refresh Period Register0x18OT_FUNXR/WR60x42Output Configuration Register0x18OT_FUNXR/WR100x87User Mode Select Register0x18GAIN_CRR/WR100x87User Mode Select Register0x18GAIN_CRR/WR100x87User Mode Select Register0x18GAIN_CRR/WR100x87User Mode Select Register0x14GAIN_CRR/WR100x87User Mode Select Register<	0x04	v_RIVI3	n	vv		0,000000	voltage ims register, unsigned					
Image: Constraint of the second sec					-							
Image: series of the series	0x05	I_FAST_RMS	R	W	twen	0x000000	Current Fast RMS Register,					
0x06WATTRWtwen ty four0x000000Active power register, signed0x07CF_CNTRWtwen ty four0x000000Active energy pulse count register, unsigned0x08FREQRW160x4E20LINE VOLTAGE FREQUENCY REGISTER operation register0x09STATUSRW100x000Status register0x12I_RMSOSR/WR80x00Current RMS Small Signal Correction Register0x14WA_CREEPR/WR80x0BActive power anti-passage register0x15I_FAST_RMS_ THR/WR160xFFFFCurrent Fast RMS Threshold Register0x16I_FAST_RMS_ CYCR/WR20x3Line Voltage Frequency Refresh Period Register0x17FREQ_CYCR/WR60x24Output Configuration Register0x18OT_FUNXR/WR100x87User Mode Select Register0x14GAIN_CRR/WR100x87User Mode Select Register					ty		Unsigned					
Image: Constraint of the second sec					four							
Image: Note of the image: Note of t	0x06	WATT	R	W		0x000000	Active power register, signed					
0x07CF_CNTRWtwen ty four0x000000Active energy pulse count register, unsigned0x08FREQRW160x4E20LINE VOLTAGE FREQUENCY REGISTER0x09STATUSRW100x000status register0x012I_RMSOSR/WR80x00Current RMS Small Signal Correction Register0x14WA_CREEPR/WR80x00Current FASS Small Signal Correction Register0x15I_FAST_RMS_ THR/WR160xFFFFCurrent Fast RMS Threshold Register0x16I_FAST_RMS_ CYCR/WR30x1Current Fast RMS Refresh Period Register0x17FREQ_CYCR/WR20x3Line Voltage Frequency Refresh Period Register0x18OT_FUNXR/WR100x87User Mode Select Register0x14GAIN_CRR/WR20x2Current Channel Gain Control Register					-							
NoteNo	0.07		D	14/		0.000000						
Image: constraint of the state of the sta	0x07	CF_CN1	к	vv		0x000000						
0x08FREQRW160x4E20LINE VOLTAGE FREQUENCY REGISTER0x09STATUSRW100x000status registerUser operation register (read and write)0x12I_RMSOSR/WR80x00Current RMS Small Signal Correction Register0x14WA_CREEPR/WR80x0BActive power anti-passage register0x14WA_CREEPR/WR160xFFFFCurrent Fast RMS Threshold Register0x16I_FAST_RMS_ CYCR/WR160x11Current Fast RMS Refresh Period Register0x17FREQ_CYCR/WR20x3Line Voltage Frequency Refresh Period Register0x18OT_FUNXR/WR100x87User Mode Select Register0x19MODER/WR20x2Current Channel Gain Control Register0x1AGAIN_CRR/WR20x2Current Channel Gain Control Register					-		register, unsigneu					
User operation register (read and write)         0x12       I_RMSOS       R/W       R       8       0x00       Current RMS Small Signal Correction Register         0x14       WA_CREEP       R/W       R       8       0x0B       Active power anti-passage register         0x14       WA_CREEP       R/W       R       8       0x0B       Active power anti-passage register         0x14       TH       R/W       R       16       0xFFFF       Current Fast RMS Threshold Register         0x16       I_FAST_RMS_ TH       R/W       R       3       0x1       Current Fast RMS Refresh Period Register         0x17       FREQ_CYC       R/W       R       2       0x3       Line Voltage Frequency Refresh Period Register         0x18       OT_FUNX       R/W       R       6       0x24       Output Configuration Register         0x19       MODE       R/W       R       10       0x87       User Mode Select Register         0x14       GAIN_CR       R/W       R       2       0x2       Current Channel Gain Control Register	0x08	FREQ	R	W		0x4E20	LINE VOLTAGE FREQUENCY REGISTER					
register (read and write)         0x12       I_RMSOS       R/W       R       8       0x00       Current RMS Small Signal Correction Register         0x14       WA_CREEP       R/W       R       8       0x08       Active power anti-passage register         0x15       I_FAST_RMS_TH       R/W       R       16       0xFFFF       Current Fast RMS Threshold Register         0x16       I_FAST_RMS_CYC       R/W       R       3       0x1       Current Fast RMS Refresh Period Register         0x17       FREQ_CYC       R/W       R       2       0x3       Line Voltage Frequency Refresh Period Register         0x18       OT_FUNX       R/W       R       6       0x24       Output Configuration Register         0x19       MODE       R/W       R       10       0x87       User Mode Select Register         0x14       GAIN_CR       R/W       R       2       0x24       Output Configuration Register	0x09	STATUS	R	W	10	0x000	status register					
write)0x12I_RMSOSR/WR80x00Current RMS Small Signal Correction Register0x14WA_CREEPR/WR80x0BActive power anti-passage register0x15I_FAST_RMS_ THR/WR160xFFFFCurrent Fast RMS Threshold Register0x16I_FAST_RMS_ 					User	operation						
0x12I_RMSOSR/WRR80x00Current RMS Small Signal Correction Register0x14WA_CREEPR/WR80x0BActive power anti-passage register0x15I_FAST_RMS_ THR/WR160xFFFFCurrent Fast RMS Threshold Register0x16I_FAST_RMS_ CYCR/WR30x1Current Fast RMS Refresh Period Register0x17FREQ_CYCR/WR20x3Line Voltage Frequency Refresh Period Register0x18OT_FUNXR/WR60x24Output Configuration Register0x19MODER/WR20x2Current Channel Gain Control Register					regist	er (read a	nd					
Image: Construction of the image: Construction RegisterConstruction Register0x14WA_CREEPR/WR80x0BActive power anti-passage register0x15I_FAST_RMS_ THR/WR160xFFFFCurrent Fast RMS Threshold Register0x16I_FAST_RMS_ CYCR/WR30x1Current Fast RMS Refresh Period Register0x17FREQ_CYCR/WR20x3Line Voltage Frequency Refresh Period Register0x18OT_FUNXR/WR60x24Output Configuration Register0x19MODER/WR100x87User Mode Select Register0x1AGAIN_CRR/WR20x2Current Channel Gain Control Register					1							
Ox14WA_CREEPR/WR8Ox0BActive power anti-passage registerOx15I_FAST_RMS_ THR/WR16OxFFFFCurrent Fast RMS Threshold RegisterOx16I_FAST_RMS_ CYCR/WR3Ox1Current Fast RMS Refresh Period Register0x17FREQ_CYCR/WR2Ox3Line Voltage Frequency Refresh Period Register0x18OT_FUNXR/WR6Ox24Output Configuration Register0x19MODER/WR100x87User Mode Select Register0x1AGAIN_CRR/WR2Ox2Current Channel Gain Control Register	0x12	I_RMSOS	R/W	R	8	0x00	_					
0x15I_FAST_RMS_ THR/WR160xFFFFCurrent Fast RMS Threshold Register0x16I_FAST_RMS_ CYCR/WR30x1Current Fast RMS Refresh Period Register0x17FREQ_CYCR/WR20x3Line Voltage Frequency Refresh Period Register0x18OT_FUNXR/WR60x24Output Configuration Register0x19MODER/WR100x87User Mode Select Register0x1AGAIN_CRR/WR20x2Current Channel Gain Control Register	0.11		5 / 1 /			0.05						
Ox15THR/WR16OxFFFFCurrent Fast RMS Threshold RegisterOx16I_FAST_RMS_ CYCR/WR3Ox1Current Fast RMS Refresh Period RegisterOx17FREQ_CYCR/WR2Ox3Line Voltage Frequency Refresh Period RegisterOx18OT_FUNXR/WR6Ox24Output Configuration RegisterOx19MODER/WR10Ox87User Mode Select RegisterOx1AGAIN_CRR/WR2Ox2Current Channel Gain Control Register	0x14		R/W	R	8	OxOB	Active power anti-passage register					
Ox16I_FAST_RMS_ CYCR/WR3Ox1Current Fast RMS Refresh Period Register0x17FREQ_CYCR/WR20x3Line Voltage Frequency Refresh Period Register0x18OT_FUNXR/WR60x24Output Configuration Register0x19MODER/WR100x87User Mode Select Register0x1AGAIN_CRR/WR20x2Current Channel Gain Control Register	0x15		R/W	R	16	<b>OxFFFF</b>	Current Fast RMS Threshold					
Ox16CYCR/WR3Ox1Current Fast RMS Refresh Period Register0x17FREQ_CYCR/WR2Ox3Line Voltage Frequency Refresh Period Register0x18OT_FUNXR/WR6Ox24Output Configuration Register0x19MODER/WR100x87User Mode Select Register0x1AGAIN_CRR/WR20x2Current Channel Gain Control Register		IH					Register					
CYC       CYC       Register         0x17       FREQ_CYC       R/W       R       2       0x3       Line Voltage Frequency Refresh Period Register         0x18       OT_FUNX       R/W       R       6       0x24       Output Configuration Register         0x19       MODE       R/W       R       10       0x87       User Mode Select Register         0x1A       GAIN_CR       R/W       R       2       0x2       Current Channel Gain Control Register	0.10	I_FAST_RMS_		P	2	01	Comment Fract DMC D C 1 D 1 1					
Ox17FREQ_CYCR/WR2Ox3Line Voltage Frequency Refresh Period RegisterOx18OT_FUNXR/WR6Ox24Output Configuration RegisterOx19MODER/WR10Ox87User Mode Select RegisterOx1AGAIN_CRR/WR2Ox2Current Channel Gain Control Register	0x16	CYC	R/W	К	3	0x1						
Ox18     OT_FUNX     R/W     R     6     Ox24     Output Configuration Register       0x19     MODE     R/W     R     10     0x87     User Mode Select Register       0x1A     GAIN_CR     R/W     R     2     0x2     Current Channel Gain Control Register	0,17		D /\.	D	2	0.2						
Ox18OT_FUNXR/WR6Ox24Output Configuration RegisterOx19MODER/WR100x87User Mode Select RegisterOx1AGAIN_CRR/WR20x2Current Channel Gain Control Register	UX17	ΓΚΕΨ_ΟΊΟ	K/ VV	К	2	UX3						
Ox19     MODE     R/W     R     10     Ox87     User Mode Select Register       Ox1A     GAIN_CR     R/W     R     2     Ox2     Current Channel Gain Control Register	0x18		R/\//	R	6	0x24						
Ox1A     GAIN_CR     R/W     R     2     Ox2     Current Channel Gain Control Register			-									
Register			-				_					
	UVIA		17 88	N	<u> </u>	UXZ						
intering overlation in the second of all the overlated and a second of the second of t	0x1C	SOFT_RESET	R/W	R	twen	0x000000	writing <b>0x5A5A5A</b> , the user area					

**BL0942** 



# BL0942

	SHANGHAI BELLING BL0942 内置时钟免校准计量芯片								
				ty four		register is reset			
0x1D	USR_WRPROT	R/W	R	8	0x00	User write-protect setting register. After writing <b>Ox55</b> , use The user operation register can be written; write other values, the user operation register			
						area cannot be written			

Note: The data byte of the communication protocol is **24bit**, and the high and invalid bits are filled with  $\boldsymbol{0}\,.$ 



# 1.6 Special Register Description

User Mode Select Register

0x19	MODE		lode				
NL			Register				
No.	name	default value	C	lescription			
[1:0]	reserved	b00		reserved			
[2]	CF_EN	b1	Active Energy and	<b>0</b> : off			
[_]			Impulse Switches	1: enable			
			When the rms	0 : 400ms			
[3]	RMS_UPDATE_SEL	b0	register is	1 : 800ms			
			refreshed				
			choose between				
[4]		1.00	Fast RMS	waveform source			
[4]	FAST_RMS_SEL	b00	S	election:			
			<b>0</b> : Wavefo	orm after SINC;1:			
			Wavef	orm after HPF			
[5]	AC_FREQ_SEL	b0	AC frequency	0 : 50Hz			
[5]	AC_INEQ_SEE	50	selection	1 : 60Hz			
			<b>CF</b> count register	<b>0</b> : off			
[6]	CF_CNT_CLR_SEL	b0	is cleared after	1: enable			
			read				
			zero enable bit				
[7]		<b>L</b> 4	CF pulse energy	0: algebraic and			
[7]	CF_CNT_ADD_SEL	b1	accumulation mode	accumulate			
			choose	1: Absolute value			
				accumulation			
					The baud rate is		
				determined by the			
			UART	0x hardware pin			
[9:8]	UART_RATE_SEL	b00	communica	SCLK_BPS decision, connect			
			tion baud	<b>0</b> to select			
			rate	4800bps, connect to 1			
				option			
			selection	9600bps			
				10 19200bps			
				11 38400bps			
[23:10]	reserved	b0		reserve			

*BL0942* 



#### Output Configuration Register

0x18	OT_FUNX	Output						
		Configuration						
		Register						
No.	name	default value	description					
			CF1 output					
			selection bits:					
[1:0]	CF1_FUNX_SEL	b00	b00:output active energy pulse					
			<b>b01</b> : output overcurrent alarm					
			<b>b10</b> : output voltage zero-crossing indication					
			<b>b11</b> : Output current zero-crossing indication					
			CF2 output					
	CF2_FUNX_SEL		selection bits:					
[3:2]		b01	<b>b00</b> : output active energy pulse					
			<b>b01</b> : output overcurrent alarm					
			<b>b10</b> : output voltage zero-crossing indication					
			<b>b11</b> : Output current zero-crossing indication					
			ZX output					
			selection bit:					
[5:4]	ZX_FUNX_SEL	b10	b00:output active energy pulse					
			<b>b01</b> : output overcurrent alarm					
			<b>b10</b> : output voltage zero-crossing indication					
		b11: Output current zero-crossing indication						
[23:6]	reserved	b0	reserve					

*BL0942* 

status register

0x09	STATUS		working status		
			register		
No.	name	default value	description		
[0]	CF_REVP_F	b0	Active pulse CF energy reverse indication,		
			<b>setto1</b> when negative energy		
[1]	CREEP_F	b0	1 when the active power is less than		
		the active anti-creep value			
[7:2]	reserved	b0	reserve		
[8]	I_ZX_LTH_F	b0	Current zero-crossing output status		
			indication		
[9]	V_ZX_LTH_F	b0 Voltage zero-crossing output status			
		indication			
[23:10]	reserved	b0	reserve		

Current Channel Gain Control Register

0x1A GAIN\_CR Current Channel Gain Control Register



SHANGHAI BELLING BL0942 内置时钟免校准计量芯片								
No.	name	default value	description					
[1:0]	GAIN_CR	B10	<pre>00: 1 times gain; 01: 4 times gain; 10: 16 times gain (default); 11: 24 times gain;</pre>					
[23:10]	reserved	b0	reserve					



## 1.7 Performance

#### **1.7.1** Electrical parameter performance

( VDD =3.3V, GND = OV, on-chip reference voltage source, built-in crystal oscillator, 25 °C, electric energy is measured through CF output)

*BL0942* 

Measurement items	symbol	Measurement conditions	the smalles	typi cal	maxi mum	unit
			t			
Power supply VDD	VDD		3.0		3.6	V
power consumption	Іор	VDD=3.3V		3		mA
		<b>4000:1</b> input				
Measuring range		drive				
		state range				
Active cherry		30A~100mA				
Active energy measurement accuracy		input @		0.2		%
(big signal)		1mohm				
(DIG SIGNAL)		sampling				
		sample				
		resistance				
Active energy		100mA~50mA				
measurement accuracy		Enter @		0.4		%
(small signal)		1mohm				
(Small Signal)		Sampling				
		resistor				
Active energy		50mA~10mA				
measurement accuracy		output		0.6		%
(tiny signal)		Into @				
(1)		1mohm				
		sampling				
		resistor				
RMS measurement		30A~100mA				
accuracy		input @		0.2		%
(big signal)		1mohm				
		sampling				
		sample				
		resistance				
RMS measurement		100mA~50mA		-		
accuracy		Enter @		2		%
(small signal)		1mohm				
		Sampling				
		resistor				



# BL0942

内置时钟免校准计量芯片

RMS measurement accuracy (tiny signal)		50mA~10mA input @ 1mohm sampling		6		%
		sample resistance				
East DMC	50Hz	Can be set to	10		160	М
Fast RMS response time	60Hz	cycle / half cycle	8.3		133	М
Zero-crossing signal output delay				570		u
The phase angle between channels causes measurement errors	PF08err	Phase lead 37 ( PF=0.8)			0.5	%
Poor (capacitive) The phase angle between channels causes measurement errors	PF05err	Phase lag 60 ( PF=0.5)			0.5	%
Poor (sensibility) AC Power Supply Rejection (Output Frequency	ACPSRR	IP/N=100mV			0.1	%
rate amplitude change) DC power supply rejection (output frequency	DCPSRR	VP/N=100mV			0.1	%
rate amplitude change)						





Measurement items	symbol	Measurement conditions	the smalles t	typica 1	maxi mum	unit
Analog input level (current)		Current differential input (peak)			42	mV
Analog input level (voltage)		Voltage differential input (peak)			100	mV
Analog input impedance				370		k $\Omega_{-}$
SEL pull-down resistor		SEL (pull down)		56.9		k $\Omega_{-}$
Analog input bandwidth		( -3dB )		3.5		kHz
Internal Voltage Reference	Vref			1.218		V
logic input high		VDD=3.3V $\pm$ 5%	2.6			V
Logic input low		VDD=3.3V $\pm$ 5%			0.8	V
logic output high		VDD=3.3V $\pm$ 5% IOH=5mA	VDD-0.5			V
Logic output low level		VDD=3.3V $\pm$ 5% IOL=5mA			0.5	V

#### 1.7.2 limit range

( T = 25 ° C)

project	symbol	extremum	unit
Power supply voltage VDD	VDD	-0.3 ~ +4	V
Analog input voltage (relative to <b>GND</b> )	IP, VP	-4 ~ +4	V
Digital Input Voltage (relative to GND)	A1, A2_NCS, SEL, SCLK_BPS, RX/SDI	-0.3 ~ VDD+0.3	V
Digital output voltage (relative to GND)	CF1, CF2, ZX, TX/SDO	-0.3 ~ VDD+0.3	V
Operating temperature	Topr	-40 ~ +85	°C
storage temperature	Tstr	-55 ~ +150	°C








# 2 Functional description

BL0942 is mainly divided into two parts: analog signal processing and digital signal processing. The analog part mainly includes two-channel PGA, two-channel Sigma-Delta ADC, built-in clock ( internal clock), power on/reset ( Power on/reset), LDO and other related analog module, and the digital part is a digital signal processing module ( DSP).

*BL0942* 

#### 2.1 Current and voltage transient waveform measurement



#### Figure 4

As shown in the figure above, the current and voltage pass through the analog module amplifier ( PGA ) and high-precision analog-to-digital conversion ( ADC ) respectively to obtain two 1-bit PDMs for the digital module, and the digital module passes through the down-sampling filter ( SINC3 ) , high-pass filter ( HPF ) , channel offset correction and other modules to obtain the required current waveform data and voltage waveform data ( I\_WAVE, V\_WAVE) .

The collected load current and voltage waveform data are updated at a rate of 7.8k, each sampled data is a 20bit signed number, and stored in the waveform register (I\_WAVE, V\_WAVE) respectively, the SPI rate configuration is greater than 375Kbps, and one channel can be read continuously waveform value.

Note: The register is 24bit,	if the number	of digits is i	insufficient, high bits are
filled with zeros.			

addres s	name	Signif icant bit	Defaults	describe
0x01	I_WAVE	20	0x00000	Current waveform register, signed
0x02	V_WAVE	20	0x00000	Voltage waveform

Shanghai Belling Corp., Ltd.






register, signed



#### 2.2 active power





addres s	name	Signif icant bit	Defaults	describe
0x06	WATT	twenty four	0x000000	Active power register, signed

**BL0942** 

Active power calculation formula : WATT =

 $\frac{3537*I(A)*V(V)*COS}{(\phi)}$  *Vref*<sup>2</sup>

Among them, I(A), V(V) is the effective value (mV) of the channel pin input signal,  $\varphi$  is the phase angle of the I(A) and V(V) AC signals, Vref is the built-in reference voltage, typical value 1.218V;

This register indicates whether the current active power is positive or negative, Bit[23] is the sign bit, Bit[23]=0, the current power is positive power, Bit[23]=1, the current power is negative power, complement code form.

#### 2.3 Active power anti-creep

**BL0942** has a patented power anti-submersion function, which ensures that the board-level noise power will not accumulate power when there is no current input.

The active anti-creep threshold register ( $WA\_CREEP$ ), is an 8bit unsigned number, and the default is OBH. The corresponding relationship between this value and the active power register value is shown in the following formula. When the absolute value of the input active power signal is less than this value, the output active power is set to 0. This can make the value output to the active power register be 0 in the case of no load, even if there is a small



noise signal, and the electric energy will not accumulate.

addres s	name	Signif icant bit	Defaul ts	describe
0x14	WA_CREEP	8	0x0B	Active power anti- passage register

**BL0942** 

WA\_CREEP can be set according to the value of the power register WATT, and their corresponding relationship:

$$WA\_CREEP = WATT * \frac{256}{3125}$$


Note: When the current channel is in the anti-skid state, the current RMS value of this channel is not measured, and it is also cut to  $\mathbf{0}$ .



#### 2.4 Energy Metering

BL0942 provides electric energy pulse metering, the active instantaneous power is integrated according to time, the active energy can be obtained, and the calibration pulse CF can be further output. The CF\_CNT register stores the number of output energy pulses CF, as shown in the figure below.

*BL0942* 



I I SULL U	Fi	gure	6
------------	----	------	---

addres s	name	Signif icant bit	Defaults	describe
0x07	CF_CNT	twenty	0x000000	Active energy pulse
		four		count, unsigned

consumption can be read directly from the active energy pulse counting register  $CF_CNT$ , or the number of pulses can be directly counted from the CF1/CF2/ZX pin by I/O interrupt after configuring the  $OT_FUNX$  register. When the cycle of CF is less than 160ms, is a pulse with a 50% duty cycle, and when it is greater than or equal to 160ms, the high-level fixed pulse width is 80ms.

0x19	MODE	Operating Mode			
Ne		defeulture	Register		
No.	name	default value	l l	lescription	
[2]	CF EN	0b1	Active Energy and	<b>0</b> : off	
[2]		001	Impulse Switches	1: enable	
[6]	CF_CNT_CLR_SEL	0b0	<b>CF</b> count register	<b>0</b> : off	
[0]		000	is cleared after	1: enable	
			read		
			zero enable bit		
[7]		0b1	<b>CF</b> pulse energy	<b>0</b> : algebraic and	
[7]	CF_CNT_ADD_SEL	100	accumulation mode	accumulate	
			choose	1: Absolute value	
				accumulation	

CF\_EN is the main switch for energy pulse output. After it is turned off, CF\_CNTstops counting, and CF1/CF2/ZX pins stop outputting energy pulses for counting.Shanghai Belling Corp., Ltd.V1.0523/31



The CF\_CNT\_CLR\_SEL register can be used to select whether the CF count register (  $CF_CNT$ ) is cleared after reading. accessible

*BL0942* 

 $\mathsf{CF\_CNT\_ADD\_SEL}\xspace$  selects the pulse energy accumulation mode.

Note: The **CF\_CNT** register defaults to the energy pulse absolute value accumulation method.

each CF pulse  $t_{CF}$  =

1638.4\*256 WATT

Where WATT is the corresponding active power register value ( WATT ).



#### 2.5 RMS value of current and voltage

The effective values of the current and voltage channels are shown in the figure below, after a square circuit (X<sup>2</sup>), a low-pass filter (LPF\_RMS), a root-opening circuit (ROOT), get the instantaneous value RMS\_t of the effective value, and then get the average value (I\_RMS and V\_RMS) of the two channels after averaging.

*BL0942* 




Figure	7
1 1 9 9 1 0	

addr ess	name	Signif icant bit	Defaults	describe
0x03	I_RMS	twenty four	0x000000	Current RMS register, unsigned
0x04	V_RMS	twenty four	0x000000	Voltage rms register, unsigned

0x19	MODE	Operating Mode Register			
No.	name	default value	des	cription	
[3]	RMS_UPDATE_SEL	0b0	When the rms register is refreshed	0 : 400ms 1 : 800ms	
			time setting		

Set MODE[3].RMS\_UPDAT\_SEL, you can choose the average refresh time of the effective value to be 400ms or 800ms, and the default is 400ms. When the channel is in the anti-submarine state, the effective value of the current channel is zero.





Current RMS conversion formula: I\_RMS =

Vref

Voltage RMS conversion formula: V\_RMS = 73989\*V(V) Vref

 $\mathit{Vref}$  is the reference voltage, the typical value is 1.218V.


Note:  $I(A) \mbox{ is the input signal ( <math display="inline">mV \mbox{ )} \mbox{ between } IP \mbox{ and } IN \mbox{ pins, } V(V) \mbox{ is the input signal (} mV \mbox{ )} \mbox{ of } VP \mbox{ pin }.$ 



#### $2.6 \, \text{overcurrent} \, \, \text{detection}$

BL0942 can quickly collect the effective value of the current to realize the function of over-current detection. After I\_WAVE\_F takes the absolute value, it accumulates the half-cycle or cycle time, stores it in the I\_FAST\_RMS register, compares it with the current fast RMS threshold register I\_FAST\_RMS\_TH, and outputs an over-current interrupt through the pin.

*BL0942* 





addres s	name	Signif icant bit	Defaul ts	describe
0x15	I_FAST_RMS_TH	16	OxFFFF	Current Fast RMS Threshold Register

Set the fast RMS threshold (that is, the overcurrent threshold) through the  $I\_FAST\_RMS\_TH$  fast RMS threshold register.

addr ess	name	Signif icant bit	Defaults	describe
0x05	I_FAST_RMS	twenty four	0x000000	Current fast rms, unsigned

Compare Bit[23:8] of the I\_FAST\_RMS register with the overcurrent threshold I\_FAST\_RMS\_TH [15:0]. If it is greater than or equal to the set threshold, the overcurrent alarm output indicator pin CF1/CF2/ZX outputs a high level. CF1/CF2/ZX are set by OT\_FUNX output configuration register.



addres s	name	Signific ant bit	Defaults	describe		
				Current Registe	Fast RMS Refresh Period r	
				000	<b>0.5</b> cycle	
0x16	I_FAST_RMS_CYC	3	0x1	001	1	
					cycle	
				010	2	
					cycle	
					S	
				011	4	
					cycle	
					S	
				othe	8	
				r	cycle	
					S	

**BL0942** 

through the I\_FAST\_RMS\_CYC fast effective value refresh cycle register. Among them, Zhou Bo is based on

The setting value of MODE[5] can be 50H or 60Hz. If you choose 50hz, the default is 1 cycle, that is, refresh every 20ms. For example, choose the fastest 0.5

When the cycle is accumulated, the error of the  ${\sf I\_FAST\_RMS}$  register will be relatively large.

#### $I\_FAST\_RMS \approx I\_RMS * 0.363$

It should be noted that the algorithm of fast effective value and effective value is different. The fast effective value is only used for measurement judgment when the signal is large. Fast rms measurements will be inaccurate due to the inclusion of DC bias components at small signals. If it is desired to remove the DC bias component, set FAST\_RMS\_SEL(MODE[4])=1, I\_WAVE\_F selects the waveform after HPF.

0x19	MODE	Operating Mode Register			
No.	name	default value description			
[4]	FAST_RMS_SEL	0b0	Fast RMS waveform source selection:		
			<b>O</b> : Waveform after SINC;1: Waveform after HPF		
[5]	AC_FREQ_SEL	0b0	AC frequency selection	0: 50Hz 1: 60Hz	

Set AC frequency by  $\ensuremath{\mathsf{MODE[5]}}\xspace.$ 

#### 2.7 Zero-crossing detection

Shanghai Belling Corp., Ltd.



BL0942 provides voltage and current zero-crossing detection, and the zero-crossing signal can be output by the pin CF1/CF2/ZX. The pin output zero indicates the positive half cycle of the waveform, and the pin output 1 indicates the negative half cycle of the waveform. The time delay with the actual input signal is 570us.

*BL0942* 








Figure 11



**BL0942** 内置时钟兔校准计量芯片

0x18	OT_FUNX		Output
			Configuration
			Register
No.	name	default value	description
			CF1 output
			selection bits:
[1:0]	CF1_FUNX_SEL	0b00	<b>b00</b> : output active energy pulse
			<b>b01</b> : output overcurrent alarm
			<b>b10</b> : output voltage zero-crossing indication
			<b>b11</b> : Output current zero-crossing indication
			CF2 output selection bits:
			b00:output active energy pulse
[3:2]	CF2_FUNX_SEL	0b01	<b>b01</b> : Output over-
			current alarm <b>b10</b> :
			Output voltage zero-
			crossing indication
			<b>b11</b> : Output current zero-crossing indication
			<b>ZX</b> output selection bit:
			<b>b00</b> : output active energy pulse
[5:4]	ZX_FUNX_SEL	0b10	<b>b01</b> : Output over-
			current alarm <b>b10</b> :
			Output voltage zero-
			crossing indication
			<b>b11</b> : Output current
			zero-crossing
			indication
[23:6]	reserved	0b0	reserve

Configure the output pins through  $OT_FUNX$  (the SSOP10L package only has CF1).

0x19	STATUS	working status register				
No.	name	default value description				
[8]	I_ZX_LTH_F	0b0	Current zero- crossing	<b>0</b> : Current zero crossing is above threshold		
			output state status indication	1: current zero crossing is lower than the threshold		
[9]	V_ZX_LTH_F	0b0	Voltage zero- crossing	<b>0</b> : Voltage zero crossing is higher than the threshold		
			output state status indication	<b>1</b> : Voltage zero crossing is lower than the threshold		



If the voltage or current RMS value is too low, the zero-crossing detection output signal is unstable.

*BL0942* 

When the voltage effective value  $V_R MS$  High 5 bit it equal to  $0V_ZX_LTH_F_If$  it is 1, it means that the effective value of the voltage is too low, less than 1/3 2 of the full scale, and the zero-crossing indicator of the voltage is turned off and remains at 0.

RMS current  $I_RMS_high 6b it equal 0, I_ZX_LTH_F for 1$ , it means that the effective value of the current is too low, less than the full scale 1/64, the current zero-crossing indicator is turned off and remains at 0.



#### 2.8 Line voltage frequency detection

BL0942 has a line voltage frequency detection function, which is refreshed every several set cycles ( FREQ\_CYC), and what is detected is a full-wave voltage waveform.

*BL0942* 

addres s	name	Signif icant bit	Defaults		describe
0x08	FREQ	16	0x4e20	L	ine voltage register, unsigned
					e Voltage Refresh Time Setting gister
0x17	FREQ_CYC	2	0x3	00	2 cycles refresh
	_			01	4 cycles refresh
				10	<b>8</b> cycle refresh
				11	16 cycle refresh

The resolution of line voltage measurement is 2us/LSB (500KHz clock ), which is equivalent to 0.01% at 50Hz line frequency or 0.012% at 60Hz line frequency. The conversion relationship between the line voltage register ( FREQ) and the actual line voltage frequency:

$$f_{\text{test}} = \frac{2 * f_s}{FREQ}$$

Among them,  $fs{=}500 KHz\,in\,default\,mode\,;$  for  $50 Hz\,mains$  network, the measured value of FREQ is  $20000\,(\,{\rm decimal}\,)\,,$  for 60 Hz

The mains network, the measured value of  $\ensuremath{\mathsf{FREQ}}\xspace$  is 16667 (decimal ).

In addition, when the voltage RMS value is lower than the zero-crossing judgment threshold, the line voltage frequency detection is turned off.



# 3 Communication Interface

BL0942 provides two communication interfaces, SPI and UART, which are multiplexed. The register data is sent in 3 bytes (24bit). For the register data less than 3 bytes, the unused bits are filled with 0, and 3 bytes are sent.


*BL0942* 

### 3.1 SPI

- via pin SEL option, with the UART Multiplexing, SEL=1
- work in slave mode
- Half-duplex communication, the communication rate can be configured, the maximum communication rate is 900Khz
- 8-bit data transfer, MSB First, LSB is behind
- Fixed a clock polarity / phase ( CPOL=0, CPHA=1)
- Three-wire or four-wire communication, when A2\_NCS fixed connection O When, it is equivalent to three-wire communication, when A2\_NCS When controlled by the host, it is equivalent to four-wire communication.

#### 3.1.1 Operating mode

The master device works in Mode1: CPOL=0, CPHA=1, that is, in the idle state, SCLK is at low level, and the data is sent on the first edge, that is, the transition of SCLK from low level to high level, so the data Sampling is on the falling edge and data transmission is on the rising edge.







#### 3.1.2 frame structure

In the communication mode, first send 8bit identification byte (Ox58) or (OxA8), (Ox58) is the identification byte of read operation, (OxA8) is the identification byte of write operation, and then send the register address byte to decide to access the register address ( see BL0942 Register List ). The figure below shows the data transfer sequence for read and write operations, respectively. After one frame of data transmission is completed, BL0942 re-enters the communication mode. The number of SCLK pulses required for each read / write operation is 48 bits.

**BL0942** 

There are two frame structures, which are described as follows:

1) Write operation frame

Write CMD	Register Address	Data_H	Data_L	Checksum
1 0 1 0 1 0 0 0	A A A A A A A A A 7 6 5 4 3 2 1 0	D D D D D D D D D D 7 6 5 4 3 2 1 0	D D D D D D D D D 7 6 5 4 3 2 1 0	D         D <thd< th=""> <thd< th=""> <thd< th=""> <thd< th=""></thd<></thd<></thd<></thd<>

Among them, the checksum byte CHECKSUM is (( OxA8 + ADDR + Data\_H + Data\_M + Data\_L) &

OxFF) and then reversed bit by bit. 2) Read operation frame



Among them, the checksum byte CHECKSUM= (( 0x58 + ADDR + Data\_H + Data\_M + Data\_L) & 0xFF) is reversed bit by bit. Note: The data is a fixed 3 bytes ( the high byte is in front, the low byte is in the back, if the data valid byte is less than 3 bytes, the invalid bit is filled with 0)

#### 3.1.3 Write Operation Timing

The serial write sequence is performed as follows. The frame identification byte {0xA8}



indicates that the data communication operation is writing data. ADDR is the address of the register that needs to write data. The MCU will prepare the data bits that need to be written into the BL0942 before the falling edge of SCLK, and start shifting in the register data at the falling edge of the clock of SCLK. All remaining bits of the register data are also shifted left on this falling edge of SCLK (Figure 13).

**BL0942** 

	2 内置时钟免校准计量芯片
SDI ADDR[7:0]	DATA_H,ML[7:0] CHECKSUM[7:0]
SDOs	

Figure 13

#### 3.1.4 Read Operation Timing

During the data read operation of BL0942 , at the rising edge of SCLK , BL0942 outputs the corresponding data bit to the SDO logic output pin, and the SDO value remains unchanged during the next SCLK is 1 , that is, in the next On the falling edge, an external device can sample the SDO value. When performing data read operation, MCU must first send a read command frame.





When BL0942 is in the communication mode, the frame identification byte {Ox58} indicates that the data communication operation is read data. Then the following byte ADDR is the address of the target register to be read. After receiving the register address, BL0942 begins to shift out the data in the register on the rising edge of SCLK (Figure 14). All remaining bits of the register data are shifted out on subsequent SCLK rising edges. Therefore, on the falling edge, the external device can sample the output data of the SPI. Once the read operation is complete, the serial interface re-enters communication mode. At this time, the SDO output enters a high-impedance state on the falling edge of the last SCLK signal.

#### 3.1.5 SPI Interface fault tolerance mechanism

The soft reset function of the SPI interface can reset the SPI interface independently by sending 6 bytes of OxFF through the SPI interface.



## **3.2 UART**

- via pin SEL option, with the SPI Multiplexing, SEL=0
- work in slave mode
- Half-duplex communication, the baud rate can be configured as 4800bps, 9600bps, 19200bps, 38400bps by software and hardware

**BL0942** 

- 8-bit Data transfer, no parity, stop bit 1
- Support packet reading
- TSSOP14L The package can support device chip select function, the hardware chip select address pins are [A2\_NCS, A1], optional device 0~3. Can support 4 Sheet BL0942 hang on UART Data communication on the bus, only occupying the MCU A UART of interface.


#### 3.2.1 Baud rate configuration

Use mode register  $\mathsf{UART\_RATE\_SEL}\;($   $\mathsf{MODE[9:8]}\;)$  and pin  $\mathsf{SCLK\_BPS}\; \mathrm{for}$  baud rate configuration.

0x19	MODE	Operating Mode					
			Regist	er			
No.	name	default value	default value description				
				00	SCLK_BPS pin = 0: 4800bps		
			b00 UART communication	00	SCLK_BPS pin = 1:9600bps		
[9:8]	UART_RATE_SEL	0b00		01	Same as <b>OO</b>		
			baud rate selection	10	19200bps		
				11	38400bps		

The RATE\_SEL reset value is 0x0 every time the chip is powered on , and the baud rate is determined according to the pin SCLK\_BPS at this time.

#### 3.2.2 format per byte



Take the baud rate **=4800bps** as an example:

Start bit low level duration t1=208us

Valid data bit time lasts t2=208\*8=1664us

Shanghai Belling Corp., Ltd.






Stop bit high level duration t3=208us



#### 3.2.3 write timing

The host UART write data sequence is shown in the figure below. The host first sends the command byte  $\{1,0,1,0,1,0,A2,A1\}$ , and then sends the register byte (ADDR) that needs to be written into the data, and then Send data bytes in sequence (low byte first, high byte later, if the data valid byte is less than 3 bytes, the invalid bit is filled with 0), and finally the checksum byte.

**BL0942** 




{1,0,1,0,1,0,A2,A1} are frame identification bytes for write operation. Suppose

{A2,A1}=10, the device address is 2, and the frame identification byte is 0xAA. ADDR is
the internal register address of BL0942 corresponding to the write operation.

CHECKSUM bytes are ( {1,0,1,0,1,0,A2,A1}+ADDR+DATA[7:0]+DATA[15:8]+DATA[23:16] ) & 0xFF negated.

#### 3.2.4 read timing

The host UART read data sequence is shown in the figure below, the host first sends the command byte {0,1,0,1,1,0,A2,A1}, and then sends the register address byte ( ADDR) to be read, and then BL0942 sends the data bytes in sequence (the low byte comes first, the high byte follows, if the data valid byte is less than 3 bytes, the invalid bit is filled with 0), and finally the checksum byte.



 $\{0,1,0,1,1,0,A2,A1\} \text{ is the frame identification byte of the read operation, assuming that} \\ Shanghai Belling Corp., Ltd. V1.05 40/31 \\ \label{eq:alpha}$ 



{A2,A1}=10, the device address is 2, and the frame identification byte is Ox5A.

**BL0942** 

ADDR is the internal register address of BL0942 corresponding to the read operation ;

 $\label{eq:checksum} CHECKSUM \mbox{ bytes are } ( \mbox{ \{0,1,0,1,1,0,A2,A1\}} + \mbox{ADDR} + \mbox{DATA} \mbox{[15:8]} + \mbox{DATA} \mbox{[23:16]} ) \mbox{ & 0xFF negated.} \\$ 

Note: The device address of SSOP10L package is 0, that is, {A2,A1}=00.



#### 3.2.5 Timing description

	illustrate	Min	type	Max	unit
t1	Interval time between MCU sending bytes	0		20	М
t2	During the read operation, <b>the MCU</b> sends the register address to the end of <b>the BL0942</b> sending byte Intervals		150		u
t3	Interframe time	0.5			u
t4	Interval time between bytes sent by BL0942		0		u

*BL0942* 



#### 3.2.6 packet sending mode

Through the command " {0,1,0,1,1,0,A2,A1}+0xAA", BL0942 will return a full electric parameter data packet. A total of 22 packets were returned

*BL0942* 

bytes, when using  ${\bf 4800bps}\,,$  it takes about

48ms. Full electric parameter

package format:		发送字节顺序	内容
	HEAD	0	0x55
		1	I_RMS[7:0]
	I_RMS	2	I_RMS[15:8]
		3	I_RMS[23:16]
		4	V_RMS[7:0]
	V_RMS	5	V_RMS[15:8]
		6	V_RMS[23:16]
		7	I_FAST_RMS[7:0]
	I_FAST_RMS	8	I_FAST_RMS[15:8]
		9	I_FAST_RMS[23:16]
		10	WATT[7:0]
	WATT	11	WATT[15:8]
		12	WATT[23:16]
		13	CF_CNT[7:0]
	CF_CNT	14	CF_CNT [15:8]
		15	CF_CNT [23:16]
		16	FREQ [7:0]
	FREQ	17	FREQ [15:8]
		18	0x00
		19	STATUS [7:0]
	STATUS	20	0x00
		21	0x00
	CHECKSUM	22	

checksum= (( {0,1,0,1,1,0,A2,A1} + 0x55 + data1\_I + data1\_m + data1\_h +......) & 0xff) and invert



#### 3.2.7 **UART** Interface Protection Mechanism

Frame timeout reset, if the byte-to-byte interval time exceeds 20ms, the UART Interface reset.

*BL0942* 

- Manual reset, UART received more than 32 consecutive " O", UART Interface reset.
- Frame identification byte or checksum If the byte is wrong, the frame data is discarded.


Note: In multi-chip communication in UART mode, each time a frame is sent, wait for a frame timeout or send a manual reset before sending the next frame.

# 4 order information

BL0942-X X=SSOP10L: SSOP10L package

X=TSSOP14L: TSSOP14L package

# 5 silk screen information



"YY" represents the last two digits of the packaging year

" WW " stands for package week, 01-52 weeks

" ZZ " stands for packaging factory

" #" stands for space


4th to 8th letters or numbers of the  $\rlap{''}$  SSSSS  $\rlap{''}$  card number ( LOT NO.)








# 6 encapsulation

Moisture sensitivity level MSL 3 Warranty period of two years Packing method SSOP10L taping packaging Min. packing 3000










BL0942

SECTION B-B


SYMBOL	MILLIMETER					
SYMBOL	MIN	NOM	MAX			
А	-	-	1.75 0.225			
A1	0.10	—				
A2	1.30	1.40	1.50			
A3	0.60	0.65	0.70			
b	0.39		0.47			
b1	0.38	0.41	0.44 0.24 0.21			
с	0.20	-				
cl	0.19	0.20				
D	4.80	4.90	5.00			
Е	5.80	6.00	6.20 4.00			
E1	3.80	3.90				
e	1.00BSC					
h	0.25		0.50			
L	0.50	-	0.80			
Ll	1	.05REI	7			
θ	0	-	8°			


ITEM	W	AO	B0	D	D1	Е	F	K1	KO	PO	P2	Р	Т
DIM	12.0	6.55	5.40	1.5				1.85					
TOLE	+0.3 -0.3	±0.10	±0.10	+0, 1 -0, 0	+0, 1 -0, 0	±0.1	±0.10	$\pm 0.05$	±0.10	$\pm 0.1$	$\pm 0.1$	±0.1	$\pm 0.05$






Moisture sensitivity level MSL  $3\,$ Warranty period of two years Packing method TSSOP14L taping packing Minimum packing 3000






**BL0942** 

SYMBOL	MILLIMETER				
STMBOL	MIN	NOM	MAX		
А		-	1.20		
A1	0.05	-	0.15 1.05 0.49 0.28 0.25 0.17		
A2	0.90	1.00			
A3	0.39	0.44			
b	0.20	_			
b1	0.19	0.22			
с	0.13	_			
c1	0.12	0.13	0.14		
D	4.90	5.00	5.10		
El	4.30	4.40	4.50		
Е	6.20	6.40	6.60		
e	0.65BSC				
L	0.45	0.60	0.75		
L1		1.00BSC			
θ	0		8°		





	共同尺寸	
	外观	尺寸(mm)
	Е	$1.75\pm0.1$
	F	$5.5 \pm 0.1$
	P2	$2.0\pm0.05$
	D	$1.5^{+0.1}_{0}$
-	D1	$1.5^{+0.1}_{0}$
	PO	$4.0\pm0.1$
-	R	0.5TYP
	10P0	$40.0\pm0.20$

口袋尺寸

W	$12.0\pm0.1$
Р	$8.0\pm0.1$
AO	$6.8 \pm 0.1$
BO	$5.4 \pm 0.1$
KO	$1.3 \pm 0.1$
t	$0.3 \pm 0.05$
K1	$1.7 \pm 0.1$
A1	$3.8 \pm 0.2$
A2	$4.4 \pm 0.2$
θ	3° TYP