

1.25 Watt Fully Differential Audio Power Amplifier

1 FEATURES

• Fully differential amplifier

• Improved PSRR at 217Hz (VDD>3.0V) 90dB (typ)

• Power output at 5.0V & 1% THD 1.25W (typ)

• Power output at 3.6V & 1% THD 0.6W (typ)

• Ultra low shutdown current 0.01μA (typ)

- Improved pop & click circuitry eliminates noises during turn-on and turn-off transitions
- Thermal overload protection circuitry
- No output coupling capacitors, bootstrap capacitors required
- Unity-gain stable
- External gain configuration capability
- Available in space-saving package: 8-bump micro SMD

2 GENERAL DESCRIPTION

The BL6203 is a fully differential audio power amplifier designed for portable communication device applications. It is capable of delivering 1.25 watt of continuous average power to an 8Ω BTL load with less than 1% distortion (THD+N) from a 5V battery voltage. It operates from 2.2 to 5.5V.

Features like 90dB PSRR at 217Hz, improved RF-rectification immunity, the space-saving 8-bump micro SMD package, the advanced pop & click circuitry, a minimal count of external components and low-power shutdown mode make BL6203 ideal for wireless handsets.

The BL6203 is unity-gain stable, and the gain can be configured by external resistors.

3 APPLICATIONS

- Wireless handsets
- Portable audio devices
- PDAs, Handheld computers



4 TYPICAL APPLICATION




Figure 1 Typical Audio Amplifier Application Circuit

5 ORDER INFORMATION

Table 1. Order information


Part Number	Marking	Package	Shipping
BL6203ITLX	A6	8 Bump micro SMD	3000 pcs / Tape & Reel
BL6203GITLX	A6G	8 Bump micro SMD (Lead-Free)	3000 pcs / Tape & Reel




6 PIN DESCRIPTIONS

6.1 Pin Diagram (Top View)

8 Bump micro SMD Package (Top View)



8 Bump micro SMD Marking



E - Die Run Traceability

G - Date Code

A6 - BL6203ITLX

Figure 2 Pin Diagram of BL6203

6.2 Pin Definitions and Functions

Table 2. Pin Definitions and Functions

Pin No.	Symbol	Туре	Functions
A1	VO-	О	Negative differential output.
B1	SHUTDOWN	I	Shutdown Pin, active low.
C1	BYPASS	I	Common mode voltage. Connect a bypass capacitor to GND for common mode voltage filtering. The bypass capacitor is optional.
B2	GND	I	Ground.
C2	IN+	I	Positive differential input.
A3	VDD	I	Power supply
В3	VO+	О	Positive differential output.
СЗ	IN-	I	Negative differential input.

7 OPERATION CONDITIONS AND ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings (note 1)

Supply voltage, VDD	0.3V to 6.0V
Input voltage	0.3V to VDD +0.3V
Storage Temperature	65°C to 150°C
Power Dissipation (note2)	Internally Limited
ESD Parameters:	
ESD Protection (HBM, $1.5k\Omega$ and $100pF$ in series).	2000V



ESD Protection (MM, 200pF, no resistor)	200V
Junction temperature, T _J 40°	°C to 150°C
Thermal Resistance θ_{JA} (micro SMD)	220°C/W
Thermal Resistance θ_{JC} (MSOP)	56℃/W
Thermal Resistance θ_{JA} (MSOP)	190℃/W
Lead Temperature (Soldering, 10 sec)	300℃

Note1: stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Note2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature T_A . The maximum allowable power dissipation is $P_{DMAX}=(T_{JMAX}-T_A)/\theta_{JA}$ or the number given in Absolute Maximum Ratings, whichever is lower.

7.2 Operation Conditions

Table 3. Operation Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	$ m V_{DD}$	2.2		5.5	V
Operating Temperature Range	T_{A}	-40		85	$^{\circ}$



7.3 Electrical Characteristics

Table 4. $V_{DD}=5V$ (The following specifications apply for $8\Omega \log A_V=1V/V$, $T_A=25^{\circ}C$, unless otherwise specified.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Quiescent Power	I_{DD}	VIN=0V, no load		2.5	5		
Supply Current		VIN=0V, R_L =8 Ω 4 8			8	mA	
Shutdown Current	I_{SD}	V _{SHUTDOWN} =GND		0.01	1	μΑ	
Output Power	Po	THD=1%(max); f=1kHz		1.25		W	
Total Harmonic Distortion + Noise	THD+N	P _O =0.6Wrms; f=1kHz		0.02		%	
	PSRR	Vripple=200mV sine p-p					
		f=217Hz (note1)		-90			
Power Supply Rejection Ratio		f=1kHz (note1)		-85		dB	
Rejection Ratio		f=217Hz (Note2)		-85			
		F=1KHz (Note2)		-85			
Common Mode Rejection Ratio	CMRR	f=217Hz V _{CM} =200mV _{PP}		-80		DB	
Output Offset	V _{OS}	VIN=0V		2	8	MV	
Shutdown Voltage Input High	V_{SDIH}		1.5			V	
Shutdown Voltage Input Low	V_{SDIL}				0.5	V	

Note1: Unterminated input

Note2: $10\,\Omega$ terminated input



Table 5. $V_{DD}=3.6V$ (The following specifications apply for $8 \Omega \log A_V=1V/V$, $T_A=25 ^{\circ}C$, unless otherwise specified.)


Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Quiescent Power	I_{DD}	VIN=0V, no load		2	4.5) MA	
Supply Current		VIN=0V, R_L =8 Ω	3.5 7.5		7.5	MA	
Shutdown Current	I_{SD}	V _{SHUTDOWN} =GND		0.01	1	μΑ	
Output Power	Po	THD=1%(max); f=1kHz		0.6		W	
Total Harmonic Distortion + Noise	THD+N	P _O =0.4Wrms; f=1kHz		0.02		%	
	PSRR	Vripple=200mV sine p-p					
		f=217Hz (note1)		-88			
Power Supply Rejection Ratio		f=1kHz (note1) -85			DB		
Rejection Ratio		f=217Hz (Note2)		-85			
		F=1KHz (Note2)		-85			
Common Mode Rejection Ratio	CMRR	f=217Hz V _{CM} =200mV _{PP}		-78		DB	
Output Offset	V _{OS}	VIN=0V		2	8	MV	
Shutdown Voltage Input High	V_{SDIH}		1.5			V	
Shutdown Voltage Input Low	V_{SDIL}				0.5	V	


Note1: Unterminated input


Note2: $10\,\Omega$ terminated input




8 TYPICAL CHARACTERISTICS





















































9 APPLICATION INFORMATION

9.1 Fully Differential Amplifier Description

The BL6203 is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage that is equal to the differential input times the gain. The common mode feedback ensures that the common-mode voltage at the output is biased around VDD/2 regardless of the common-mode voltage at the input.

The BL6203 provides a "bridged mode" output configuration (bridge-tied-load, BTL). This means the output signals at Vo+ and Vo- that are 180° out of phase with respect to each other. Bridged mode operation is different from the single-ended output configuration that connects the load between the amplifier output and ground. A bridged amplifier design has distinct advantages over the single-ended output configuration: it provides differential drive to the load, thus doubling maximum possible output swing for a specific supply voltage. Four times the output power is possible compared with a single-ended output configuration under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped.

9.2 Advantages of Fully Differential Amplifier

Input and output coupling capacitor not required: A fully differential amplifier with good CMRR, the BL6203 allows the input signal to be biased at voltage other than mid-supply of the BL6203, the common-mode feedback circuit adjusts for it, and the outputs are still biased at mid-supply of the BL6203.

Mid-supply bypass capacitor, C_{BYPASS} not required: The fully differential amplifier does not require a bypass capacitor. It is because any shift in the mid-supply affects both positive and negative channels equally and cancels the differential output. However, removing the bypass capacitor slightly worsens power supply rejection ration, but a slightly decrease of PSRR may be acceptable when an additional component can be eliminated.

Better RF-immunity: GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier reduces the RF rectification much better than the typical audio amplifier.



9.3 Applications

From Figure 3 to Figure 5 show application schematics for differential and single-ended inputs.




Figure 3 Typical Differential Input Application






Figure 4 Differential Input Application With Input Capacitors






Figure 5 Single-Ended Input Application

9.4 Proper Selection of external Components

9.4.1 Input Resistor (R_i)

The input (R_i) and feedback resistors (R_f) set the gain of the amplifier according to Equation 1: Gain= R_f/R_i (1)


In order to optimize the THD+N and SNR performance, The BL6203 should be used in low closed-loop gain configuration. R_f and R_f is should be in range from $1k\,\Omega$ to $100k\,\Omega$. Resistor matching is very important for fully differential amplifiers. The balance of the output on the common mode voltage depends on matched ratios of the resistors. CMRR, PSRR, and the second harmonic distortion is increased if resistor is not matched. Therefore, it is recommended to use 1% tolerance or better resistors to keep the performance optimized.



9.4.2 Input Capacitor (C_i)

The input coupling capacitor blocks the input DC voltage. The BL6203 does not require input coupling capacitors if using a differential input source that is biased from 0.5V to VDD-0.8V. Use 1% tolerance or better resistors if not using input coupling capacitors. In the single-ended input application an input capacitor, C_i , is required to allow the amplifier to bias the input signal to the proper dc level. The C_i and R_i form a high-pass filter with the corner frequency determined in Equation 2.





Special care should be taken to the value of C_i because it directly affects the low frequency performance of the system. For example, assuming R_i is $20 \text{k}\,\Omega$ and the specification calls for a flat response down to 100Hz. From Equation 2, C_i is 0.08uF, so C_i would likely choose a value in the range of 0.068µF to 0.47µF. A further consideration for C_i is the leakage path from the input source through the input network (R_i, C_i) and the feedback resistor (R_f) to the load. This leakage current creates a DC offset voltage that reduces useful headroom, especially in high gain applications. For this reason, a ceramic capacitor is the best choice.

9.4.3 Bypass Capacitor (CBYPASS) and Start-Up Time

Connecting a capacitor to BYPASS pin filters any noise into this pin and increases the PSRR performance. C_{BYPASS} also determines the rise time of VO+ and VO-, the larger the capacitor, the slower the rise time, the BL6203 start to work after the C_{BYPASS} voltage reaches the mid-supply voltage. This capacitor can also minimize the pop & click noise during turn-on and turn-off transitions, the larger the capacitor, the smaller the pop & click noise, $1\mu F$ capacitor is recommended for C_{BYPASS}

9.4.4 Decoupling Capacitor (C_s)

Power supply decoupling is critical for low THD+N and high PSRR performance. A low equivalent-series-resistance (ESR) ceramic capacitor, typically $0.1\mu F$ to $1\mu F$, placed as close as possible to VDD pin make the device works better. For filtering lower frequency noise signals, a $10\mu F$ or greater capacitor placed near the audio power amplifier also helps, but it is not required in most applications because of the high PSRR of this device.

9.5 USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended. A real capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.



9.6 POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. Equation 3 states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX} = \frac{(V_{DD})^2}{(2\pi^2 R_L)}$$
 Single-Ended (3)

However, a direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation versus a single-ended amplifier operating at the same conditions.

$$P_{DMAX} = 4 * \frac{(V_{DD})^2}{(2\pi^2 R_I)}$$
 Bridge-Ended (4)

Since the BL6203 has bridged outputs, the maximum internal power dissipation is 4 times that of a single-ended amplifier. Even with this substantial increasing in power dissipation, the BL6203 does not require additional heat-sinking under most operating conditions and output loading. From Equation 4, assuming a 5V power supply and an $8\,\Omega$ load, the maximum power dissipation point is 625mW. The maximum power dissipation point obtained from Equation 4 must not be greater than the power dissipation results from Equation 5:

$$P_{DMAX} = \left(T_{JMAX} - T_A\right) / \theta_{JA} \tag{5}$$

Depending on the ambient temperature, T_A , of the system surroundings, Equation 5 can be used to find the maximum internal power dissipation supported by the IC packaging. If the result of Equation 4 is greater than that of Equation 5, then either the supply voltage must be decreased, the load impedance increased, the ambient temperature reduced, or the θ_{JA} reduced with heat-sinking. In many cases, larger traces near the output, VDD, and GND pins can be used to lower the θ_{JA} . The larger areas of copper provide a form of heat-sinking allowing higher power dissipation. Recall that internal power dissipation is a function of output power. If the typical operation is not around the maximum power dissipation point, the BL6203 can operate at higher ambient temperatures.

9.7 SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the BL6203 contains shutdown circuitry that is used to turn off the amplifier's bias circuitry. The shutdown pin should be tied to a definite voltage to avoid unwanted state changes. In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry, which provides a quick, smooth transition to shutdown. Another solution is to use a single-throw switch in conjunction with an external pull-down resistor. This scheme guarantees that the shutdown pin will not float, thus preventing unwanted state changes.

9.8 PCB LAYOUT

The residual resistance of the PCB trace between the amplifier output pins and the speaker causes a voltage drop, which results in power dissipated in the PCB trace and not in the speaker as desired. Therefore, to maintain the highest speaker power dissipation and widest output voltage swing, PCB trace that connects the amplifier output pins to the speaker must be as wide as possible.


Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, power supply trace resistance creates the same effects as poor supply regulation. Therefore, making the power supply trace as wide as possible helps to maintain full output voltage swing.


It is very important to keep the BL6203 external components very close to the BL6203 to limit noise pickup.



10 PHYSICAL DIMENSIONS

DIMENSIONS ARE IN MILLIMETERS





8-Bump micro SMD Part Number BL6203ITLX