

2.7 W/CH Stereo Filter-Free Class-D Audio Power Amplifier

Features

- Output power:
 - 2.7W/Ch with 4 Ω loader at V_{DD}=5V
 - 1.5W/Ch with 8 Ω loader at V_DD=5V
- Low supply current (Typical 7mA quiescent current)
- □ Low shutdown current (Typical 0.4µA shutdown current)
- □ Thermal protection and output over current protection are designed
- □ Optimized PWM output stage eliminates LC output filter
- □ Independent shutdown control for each channel
- □ Select gain of 6, 12, 18, 24 dB
- □ Internally generated 300-kHz switching frequency eliminates capacitor and resistor
- □ Internal pull-down resistor on shutdown terminal

General Description

The BL6312 is a 2.7-W high efficiency, stereo, filter-free class-D audio power amplifier in QFN20 package that requires only two external components.

Features like 88% efficiency, improved RF-rectification immunity make the BL6312 ideal for cellular handsets. In cellular handsets, the earpiece, speaker phone, and melody ringer can each be driven by the BL6312.

Applications

- □ Mobile phone、PDA
- □ MP3/4、PMP
- Portable electronic devices
- □ USB Speakers
- **D** Educational toys
- Notebook PC



Pin Diagrams

QFN20 PACKAGE (Top View)



Pin Description

Pin #	Name	Description
1	G1	Gain select (MSB)
2	VOL+	Left channel positive differential output
3	PVDD	Power Supply (Must be the same voltage as AVDD)
4	PGND	Power Ground
5	VOL-	Left channel negative differential output
6	NC	No internal connection
7	SDBL	Left channel Shutdown terminal (low active)
8	SDBR	Right channel Shutdown terminal (low active)
9	AVDD	Analog supply (Must be the same voltage as PVDD)
10	NC	No internal connection
11	VOR-	Right channel negative differential output
12	PGND	Power Ground
13	PVDD	Power Supply (Must be the same voltage as AVDD)
14	VOR+	Right channel positive differential output
15	G0	Gain select (LSB)
16	INR+	Right channel positive input
17	INR-	Right channel negative input
18	AGND	Analog Ground
19	INL-	Left channel negative input
20	INL+	Left channel positive input
Thermal PAD		Connect the thermal pad of QFN package to GND



Function Block Diagram



i ora i oran i orange oran	Notes:	Total	Voltage	Gain
----------------------------	--------	-------	---------	------

G1	G0	V/V	dB
0	0	2	6
0	1	4	12
1	0	8	18
1	1	16	24

Figure 1. Function Block Diagram



Application Circuit



Figure 2. BL6312 Application Schematic With Differential Input



Figure 3. BL6312 Application Schematic With Single-Ended Input



Electrical Characteristics

The following specifications apply for the circuit shown in Figure 5.

 $T_A = 25$ °C, unless otherwise specified.

Symbol	Davamata		Conditions	Spec			Unita	
Symbol	rarameter		Conditions	Min.	Тур.	Max.	Units	
I _{SD}	Shutdown Current		V _{IN} =0V, V _{SDB} =0V, No Load		0.1	1.5	uA	
			$V_{DD} = 2.5 V$, $V_{IN} = 0 V$, No Load		3.5	6	mA	
IQ	Quiescent Current		V_{DD} = 3.6V, V_{IN} = 0V, No Load		4.3	7.5		
			V_{DD} = 5.5V, V_{IN} = 0V, No Load		7	11		
$ V_{OS} $	Output Offset Voltage		$V_{DD} = 2.5V$ to 5.5V		7	25	mV	
CMDD	Common Mode Rejection Ratio		Inputs shorted together,		70	C	10	
CMRR			$V_{DD} = 2.5 V$ to 5.5 V		-/0		đВ	
Channel crosstalk		f=1k Hz		-110		dB		
F_{SW}	Modulation frequency		$V_{DD} = 2.5 V$ to 5.5 V	250	300	350	kHz	
A _V	Closed-loop voltage gain Wake-up time from shutdown		G1=0.35v, G0=0.35v	5.5	6	6.5	dB	
			G1=0.35v, G0= V _{DD}	11.5	12	12.5		
			$G1 = V_{DD}, G0 = 0.35v$	17.5	18	18.5		
			$G1 = V_{DD}, G0 = V_{DD}$	23.5	24	24.5		
T _{WU}			$V_{DD} = 3.6 V$		1		mS	
Resistance from SDBR/SDBL to GND			142	150	158	kΩ		
r _{DS(on)}	Drain Source register as		$V_{DD} = 5.5 V$		400			
	Drain-Source resistance	ce	$V_{DD} = 3.6 V$		500		mΩ	
	(on-state)		$V_{DD} = 2.5 V$		700			
$A_{V}=6 \text{ dB}$ $A_{V}=12 \text{ dB}$		A _V =6 dB			28.1		10	
		A _V =12dB			17.3			
input imp	euance	A _V =18dB			9.8		K12	
A _V =240		A _V =24dB			5.2			

Operating Characteristics

V_{DD} = **5V**, $T_A = 25^{\circ}$ C, unless otherwise specified.

Symbol	Danamatan	Conditions	Spec			Unita
Symbol	rarameter	Conditions	Min.	Тур.	Max.	Units
Po	Output Power	THD+N=10%, f=1KHz, $R_L = 4\Omega$		2.7		W
	(per channel)	THD+N=10%, f=1KHz, $R_L = 8\Omega$		1.6		vv
THD+N	Total Harmonic	Po=1.0Wrms, f=1kHz, $R_L = 8\Omega$, A_V =6dB		0.12		0/
	Distortion + Noise	Po=0.5Wrms, f=1kHz, $R_L = 8\Omega$, A_V =6dB		0.13		70
K _{SVR}	Supply ripple	$V_{DD} = 5V, A_V = 6dB f = 217Hz,$		-63		dB
	rejection ratio	V(Ripple)=200mV _{PP}				
CMRR	Common Mode	$V = 5V V = 1 V = -217 H_{z}$		70		dD
	Rejection Ratio	$v_{DD} - 3v, v_{IC} - 1v_{PP}, 1 - 21/11Z$		-70		uБ



Symbol	Danamatan	Conditions		Spec			Unite
Symbol	rarameter			Min.	Тур.	Max.	Units
Po	Output Power	$TUD \perp N = 100/f = 1VU_z D = 9$		0.8		W	
	(per channel)	$111D+10-10/6$, 1-1KHZ, $K_L = 6$		0.8		vv	
K _{SVR}	Supply ripple	V_{DD} = 3.6V, input ac-grounded			П		
	rejection ratio	f=217Hz, V(Ripple)=200mV _{PP}		-03		uБ	
CMRR	Common Mode	V = 2.6V V = 1 V = -217		70		dD	
	Rejection Ratio	$v_{DD} = 5.0 v, v_{IC} = 1 v_{PP}, 1 = 217$		-70		uБ	
V _n	Output voltage noise	V_{DD} = 3.6V, input ac-grounded	No weighting	50			
		with $C_I = 2uF$, f=20~20kHz	A weighting		38		u v _{RMS}

\Box V_{DD} = 3.6V, T_A = 25 °C, unless otherwise specified.

<u>Test Circuit</u>



Figure 4. BL6312 test set up circuit





Figure 5. 30-kHz LPF for BL6312 test

- Notes: 1>. A 1uF capacitor should be placed as close as possible to PVDD pin, and a 0.1uF capacitor should be placed as close as possible to AVDD pin of the device
 - 2>. Ci should be shorted for any Common-Mode input voltage measurement
 - 3>. A 33uH inductor should be used in series with R_L for efficiency measurement
 - 4>. The 30 kHz LPF (shown in figure 5) is required even if the analyzer has an internal LPF



Package Dimensions

