BLF10M6135; BLF10M6LS135

Power LDMOS transistor

Rev. 1 — 24 June 2014

Product data sheet

1. Product profile

1.1 General description

135~W~LDMOS power transistor for industrial applications at frequencies from 700~MHz to 1000~MHz.

Table 1. Typical performance

Typical RF performance at $T_{case} = 25$ °C in a class-AB production test circuit.

Test signal	f	V _{DS}	P _{L(AV)}	Gp	η_D	ACPR
	(MHz)	(V)	(W)	(dB)	(%)	(dBc)
2-carrier W-CDMA	869 to 894	28	26.5	21.0	28.0	_39 <u>[1]</u>

^[1] Test signal: 3GPP; test model 1; 64 DPCH; PAR = 7.5 dB at 0.01 % probability on CCDF per carrier; carrier spacing 5 MHz.

1.2 Features and benefits

- Easy power control
- Integrated ESD protection
- Enhanced ruggedness
- High efficiency
- Excellent thermal stability
- Designed for broadband operation (700 MHz to 1000 MHz)
- Internally matched for ease of use
- Compliant to Directive 2002/95/EC, regarding restriction of hazardous substances (RoHS)

1.3 Applications

RF power amplifiers for ISM applications in the 700 MHz to 1000 MHz frequency range



2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline	Graphic symbol
BLF10M6135	(SOT502A)		
1	drain		
2	gate	1	1
3	source [1]	2 3	2 3 3 sym112
BLF10M6LS1	35 (SOT502B)		
1	drain		
2	gate		1
3	source [1]	2 3	2 3 3 sym112

^[1] Connected to flange.

3. Ordering information

Table 3. Ordering information

Type number	Packag	Package				
	Name	Description	Version			
BLF10M6135	-	flanged ceramic package; 2 mounting holes; 2 leads	SOT502A			
BLF10M6LS135	-	earless flanged ceramic package; 2 leads	SOT502B			

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	65	V
V_{GS}	gate-source voltage		-0.5	+13	V
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature	[1]		225	°C

^[1] Continuous use at maximum temperature will affect reliability.

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Туре	Тур	Unit
R _{th(j-case)}		T_{case} = 80 °C; P_L = 25 W	BLF10M6135	0.68	K/W
	junction to case		BLF10M6LS135	0.56	K/W

BLF10M6135_BLF10M6LS135

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

6. Characteristics

Table 6. DC characteristics

 $T_i = 25$ °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{(BR)DSS}	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.8 \text{ mA}$	65	-	-	V
V _{GS(th)}	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_D = 180 \text{ mA}$	1.4	1.9	2.4	V
V_{GSq}	gate-source quiescent voltage	$V_{DS} = 28 \text{ V}; I_D = 950 \text{ mA}$	1.6	2.1	2.6	V
I _{DSS}	drain leakage current	V _{GS} = 0 V; V _{DS} = 28 V	-	-	3	μА
I _{DSX}	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $V_{DS} = 10 \text{ V}$	24	32	-	A
I _{GSS}	gate leakage current	V _{GS} = 11 V; V _{DS} = 0 V	-	-	300	nA
g _{fs}	forward transconductance	$V_{DS} = 10 \text{ V}; I_{D} = 9 \text{ A}$	7	13	-	S
R _{DS(on)}	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $I_D = 6.3 \text{ A}$	-	0.1	-	Ω

Table 7. AC characteristics

 $T_i = 25$ °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _{rs}	feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 28 \text{ V}; f = 1 \text{ MHz}$	-	2.0	-	pF

Table 8. RF characteristics

Test signal: 2-carrier W-CDMA; PAR 7.5 dB at 0.01 % probability on CCDF; 3GPP test model 1; 1-64 DPCH; f_1 = 871.5 MHz; f_2 = 876.5 MHz; f_3 = 886.5 MHz; f_4 = 891.5 MHz; RF performance at V_{DS} = 28 V; I_{Dq} = 950 mA; T_{case} = 25 °C; unless otherwise specified; in a class-AB production test circuit.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
G_p	power gain	$P_{L(AV)} = 26.5 \text{ W}$	20.0	21.0	-	dB
RLin	input return loss	P _{L(AV)} = 26.5 W	-	-10.0	-6.5	dB
η_{D}	drain efficiency	P _{L(AV)} = 26.5 W	26.0	28.0	-	%
ACPR	adjacent channel power ratio	P _{L(AV)} = 26.5 W	-	-39	-36.5	dBc


7. Test information

7.1 Ruggedness in class-AB operation

The BLF10M6135 and BLF10M6LS135 are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions: $V_{DS} = 28 \text{ V}$; $I_{Dq} = 950 \text{ mA}$; $P_L = 135 \text{ W}$; f = 894 MHz.

7.2 Test circuit information





The striplines are on a double copper-clad Taconic RF35 Printed-Circuit Board (PCB) with ϵ_r = 3.5 and thickness = 0.76 mm. See Table 9 for list of components.

The drawing is not to scale.

Fig 2. Component layout


Table 9.List of componentsSee Figure 1 and Figure 2.

Component	Description	Value		Remarks
C1, C3, C10, C14, C17	multilayer ceramic chip capacitor	68 pF	[1]	solder vertically
C2, C4, C5	multilayer ceramic chip capacitor	8.2 pF	[1]	solder vertically
C6, C7	multilayer ceramic chip capacitor	10 pF	[1]	solder vertically
C8, C9, C12, C13	electrolytic capacitor	100 nF		Vishay or capacitor of same quality
C11, C15	multilayer ceramic chip capacitor	4.7 μF, 50 V	[2]	
C16	multilayer ceramic chip capacitor	3.0 pF	[1]	solder vertically
C18, C19, C20	electrolytic capacitor	220 μF, 63 V		
L1	ferrite SMD bead			Ferroxcube BDS 3/3/4.6-4S2 or equivalent
Q1	BLF10M6135			
R1, R2, R3	SMD resistor	9.1 Ω, 0.1 W		


- [1] American Technical Ceramics type 100B or capacitor of same quality.
- [2] TDK or capacitor of same quality.

7.3 Graphical data

7.3.1 1-Tone CW




7.3.2 2-Tone CW



 V_{DS} = 28 V; I_{Dq} = 950 mA; f = 881 MHz (± 100 kHz).


Fig 4. Power gain and drain efficiency as function of peak envelope power load power; typical values



 V_{DS} = 28 V; I_{Dq} = 950 mA; f = 881 MHz (± 100 kHz).


Fig 5. Intermodulation distortion as a function of peak envelope power load power; typical values

7.3.3 2-Carrier W-CDMA



 $V_{DS} = 28 \text{ V}$; $I_{Dq} = 950 \text{ mA}$; $f_1 = 881 \text{ MHz}$; $f_2 = 886 \text{ MHz}$; carrier spacing 5 MHz.

Fig 6. Power gain and drain efficiency as function of average output power; typical values



 V_{DS} = 28 V; I_{Dq} = 950 mA; f_1 = 881 MHz; f_2 = 886 MHz; carrier spacing 5 MHz.

Fig 7. Adjacent power channel ratio as a function of average output power; typical values

8. Package outline

Flanged ceramic package; 2 mounting holes; 2 leads

SOT502A




Fig 8. Package outline SOT502A

OUTLINE

VERSION

SOT502A

JEITA

REFERENCES

JEDEC

ISSUE DATE

03-01-10

12-05-02


EUROPEAN

PROJECTION

 \bigcirc

Earless flanged ceramic package; 2 leads

SOT502B



OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	1330E DATE
SOT502B					-07-05-09 12-05-02

REFERENCES

Package outline SOT502B Fig 9.

9. Handling information

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

10. Abbreviations

Table 10. Abbreviations

Acronym	Description
3GPP	3rd Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Wave
DPCH	Dedicated Physical CHannel
ESD	ElectroStatic Discharge
ISM	Industrial, Scientific and Medical
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
PAR	Peak-to-Average Ratio
SMD	Surface Mounted Device
VSWR	Voltage Standing-Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

11. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF10M6135_BLF10M6LS135 v.1	20140624	Product data sheet	-	-

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

BLF10M6135_BLF10M6LS135

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

BLF10M6135; BLF10M6LS135

Power LDMOS transistor

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

14. Contents

1	Product profile
1.1	General description 1
1.2	Features and benefits
1.3	Applications 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values
5	Thermal characteristics 2
6	Characteristics
7	Test information
7.1	Ruggedness in class-AB operation 3
7.2	Test circuit information 4
7.3	Graphical data 5
7.3.1	1-Tone CW
7.3.2	2-Tone CW 6
7.3.3	2-Carrier W-CDMA 6
8	Package outline
9	Handling information 9
10	Abbreviations9
11	Revision history 9
12	Legal information
12.1	Data sheet status
12.2	Definitions
12.3	Disclaimers
12.4	Trademarks 11
13	Contact information 11
14	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.