

## **Gate Driver Providing Galvanic isolation Series**

# Isolation voltage 2500Vrms 1ch Gate Driver Providing Galvanic Isolation

## BM60052FV-C

#### **General Description**

The BM60052FV-C is a gate driver with isolation voltage 2500Vrms, I/O delay time of 110ns, and a minimum input pulse width of 90ns. Fault signal output function, ready signal output function, under voltage lockout (UVLO) function, DESAT function, and switching controller function are all built-in.

#### **Features**

- Provides Galvanic Isolation
- Fault Signal Output Function
- Ready Signal Output Function
- Under Voltage Lockout Function
- DESAT Protection Function
- Soft Turn-Off Function for DESAT Protection (Adjustable Turn-OFF time)
- Thermal Protection Function
- Active Miller Clamping
- Switching Controller Function
- Output State Feedback Function
- UL1577 Recognized:File No. E356010
- AEC-Q100 Qualified<sup>(Note 1)</sup> (Note 1:Grade1)

#### **Applications**

- Driving IGBT Gate
- Driving MOSFET Gate

## **Typical Application Circuit**

## **Key Specifications**

Isolation Voltage: 2500Vrms
 Maximum Gate Drive Voltage: 20V(Max)
 I/O Delay Time: 110ns(Max)
 Minimum Input Pulse Width: 90ns(Max)

 Package
 W(Typ) x D(Typ) x H(Max)

 SSOP-B28W
 9.2 mm x 10.4 mm x 2.4 mm




Figure 1. Typical Application Circuit


# Contents

Seneral Description	1
Features	1
Applications	1
Yey Specifications	1
Package W(Typ) x D(Typ) x H(Max)	
Typical Application Circuit	1
Contents	
Recommended Range of External Constants	3
Pin Configuration	
Pin Descriptions	
Absolute Maximum Ratings	
Recommended Operating Conditions	
nsulation Related Characteristics	
Electrical Characteristics	
Electrical Characteristics – continued	o
Typical Performance Curves	
Figure 3. Main Power Supply Circuit Current	/
Figure 4. Output Side Circuit Current(MODE=H, VEE2=0V, OUT1=L)	<i>1</i>
Figure 5. Output Side Circuit Current(MODE=H, VEE2=0V, OUT1=H)	,
Figure 6. FET G ON-Resistance(Source side/Sink side)	
Figure 7. Oscillation Frequency	
Figure 8. Soft-start Time	
Figure 9. FB Pin Threshold Voltage	8
Figure 10. COMP Pin Sink Current	
Figure 11. COMP Pin Source Current	
Figure 12. Over-Current Detection Threshold	
Figure 13. Logic Input Filtering Time(L pulse)	
Figure 14. Logic Input Filtering Time(H pulse)	
Figure 15. ENA Input Filtering Time	
Figure 16. MODE Input Voltage H/L	
Figure 17. OUT1H ON-Resistance(I <sub>OUT1</sub> =40mA)	
Figure 18. OUT1L ON-Resistance(I <sub>OUT1</sub> =40mA)	
Figure 19. PROOUT ON-Resistance(IPROOUT=40mA)	
Figure 20. Turn ON time	
Figure 21. Turn OFF time	
Figure 22. OUT2 ON-Resistance(Iout2=40mA)	
Figure 23. DESAT Charging Current	
Figure 24. DESAT Threshold Voltage	
Figure 25. DESAT Leading Edge Blanking Time	.12
Figure 26. DESAT Filter Time	
Figure 27. DESAT Delay Time (PROOUT)	.13
Figure 28. DESAT Low Voltage	.13
Figure 29. Output Delay Difference between PROOUT and FLT	.13
Figure 30. Thermal Detection Voltage	
	.13
Application Information	
Application Information	.14
Description of Functions and Examples of Constant Setting	.14 .16
Description of Functions and Examples of Constant Setting	.14 .16 .26
Description of Functions and Examples of Constant Setting	.14 .16 .26 .26
Description of Functions and Examples of Constant Setting	.14 .16 .26 .26
Description of Functions and Examples of Constant Setting	.14 .26 .26 .26
Description of Functions and Examples of Constant Setting	.14 .26 .26 .26 .27
Description of Functions and Examples of Constant Setting	.14 .26 .26 .26 .27 .31
Description of Functions and Examples of Constant Setting	.14 .26 .26 .26 .27 .31
Description of Functions and Examples of Constant Setting	.14 .26 .26 .26 .27 .31

## **Recommended Range of External Constants**

Din Namo	Cymbol	Recon	nmended	Value	Unit
Pin Name Symbol		Min	Тур	Max	Offic
VREG	C <sub>VREG</sub>	1.0	3.3	10.0	μF
VCC2	C <sub>VCC2</sub>	0.33	-	-	μF
RT	R <sub>RT</sub>	24	68	150	kΩ

## **Pin Configuration**



## **Pin Descriptions**

	D: 11	5:
	Pin Name	Pin Function
1	VEE2	Output-side negative power supply pin
2	PROOUT	Soft turn-off pin / Gate voltage input pin
3	VTSIN	Thermal detection pin
4	DESAT	Desaturation protection pin
5	NC	No connection
6	GND2	Output-side ground pin
7	MODE	Mode selection pin of output-side UVLO
8	UVLOIN	Output-side UVLO setting pin
9	VCC2	Output-side positive power supply pin
10	NC	No connection
11	OUT1H	Source side output pin
12	OUT1L	Sink side output pin
13	OUT2	Output pin for Miller Clamp
14	VEE2	Output-side negative power supply pin
15	GND1	Input-side ground pin
16	FLT	Fault output pin
17	ENA	Input enabling signal pin
18	INA	Control input pin A
19	INB	Control input pin B
20	RDY	Ready output pin
21	RT	Switching frequency setting pin for switching controller
22	FB	Error amplifier inverting input pin for switching controller
23	COMP	Error amplifier output pin for switching controller
24	V_BATT	Main power supply pin
25	VREG	Input-side internal power supply pin
26	FET_G	MOS FET control pin for switching controller
27	SENSE	Current detection pin for switching controller
28	GND1	Input-side ground pin

## **Absolute Maximum Ratings**

Parameter	Symbol	Limit	Unit
Main Power Supply Voltage	V <sub>BATT</sub>	-0.3 to +40.0 <sup>(Note 2)</sup>	V
Output-Side Positive Supply Voltage	V <sub>CC2</sub>	-0.3 to +24.0 <sup>(Note 3)</sup>	V
Output-Side Negative Supply Voltage	V <sub>EE2</sub>	-15.0 to +0.3 <sup>(Note 3)</sup>	V
Maximum Difference Between Output-Side Positive and Negative Voltages	V <sub>MAX2</sub>	30.0	V
INA, INB, ENA Pin Input Voltage	Vin	-0.3 to +7.0 <sup>(Note 2)</sup>	V
MODE Pin Input Voltage	V <sub>MODE</sub>	-0.3 to +VCC2+0.3 or +24.0 <sup>(Note 3)</sup>	V
DESAT Pin Input Voltage	V <sub>DESAT</sub>	-0.3 to +VCC2+0.3 or +24.0 <sup>(Note 3)</sup>	V
VTSIN Pin Input Voltage	V <sub>VTS</sub>	-0.3 to +VCC2+0.3 or +24.0 <sup>(Note 3)</sup>	V
UVLOIN Pin Input Voltage	V <sub>UVLOIN</sub>	-0.3 to +VCC2+0.3 or +24.0 <sup>(Note 3)</sup>	V
OUT1H, OUT1L Pin Output Current (Peak 10µs)	lout1peak	5.0 <sup>(Note 4)</sup>	Α
OUT2 Pin Output Current (Peak 10µs)	lout2peak	5.0 <sup>(Note 4)</sup>	Α
PROOUT Pin Output Current (Peak 10µs)	IPROOUTPEA	2.5 <sup>(Note 4)</sup>	Α
FLT, RDY Pin Output Current	I <sub>FLT</sub>	10	mA
FET_G Pin Output Current (Peak 1µs)	IFET_GPEAK	1	Α
Power Dissipation	Pd	1.12 <sup>(Note 5)</sup>	W
Operating Temperature Range	Topr	-40 to +125	°C
Storage Temperature Range	Tstg	-55 to +150	°C
Junction Temperature	Tjmax	+150	°C

<sup>(</sup>Note 2) Relative to GND1

(Note 5) Derate above Ta=25°C at a rate of 9.5mW/°C. Mounted on a glass epoxy of 70 mm × 70 mm × 1.6 mm

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Max	Unit
Main Power Supply Voltage <sup>(Note 6)</sup>	VBATT	4.0	32	V
Output-Side Positive Supply Voltage <sup>(Note 7)</sup>	V <sub>CC2</sub>	10	20	V
Output-Side Negative Supply Voltage <sup>(Note 7)</sup>	V <sub>EE2</sub>	-12	0	V
Maximum Difference Between Output-Side Positive and Negative Voltages	V <sub>MAX2</sub>	10	28	V
Switching frequency for switching controller	f <sub>SWR</sub>	100	500	kHz

(Note 6) Relative to GND1 (Note 7) Relative to GND2

**Insulation Related Characteristics (UL1577)** 

Parameter	Symbol	Characteristic	Unit
Insulation Resistance (V <sub>IO</sub> =500V)	Rs	>10 <sup>9</sup>	Ω
Insulation Withstand Voltage / 1min	V <sub>ISO</sub>	2500	Vrms
Insulation Test Voltage / 1sec	Viso	3000	Vrms

<sup>(</sup>Note 3) Relative to GND2

<sup>(</sup>Note 4) Should not exceed Pd and Tj=150°C


## **Electrical Characteristics**

(Unless otherwise specified Ta=-40°C to +125°C,  $V_{BATT}$ =4.0V to 32V,  $V_{CC2}$ =UVLO to 20V,  $V_{EE2}$ =-12V to 0V)

(Unless otherwise specified Ta=	Symbol	Min	Typ	Max	Unit	Conditions
General	Symbol	IVIII I	тур	IVIAX	Offic	Conditions
Main Power Supply						
Circuit Current 1	I <sub>BATT1</sub>	1.1	1.6	2.1	mA	V_BATT=4.0V
Main Power Supply	I <sub>BATT2</sub>	0.8	1.3	1.8	mA	V BATT=12.0V
Circuit Current 2						_
Main Power Supply Circuit Current 3	I <sub>BATT3</sub>	0.8	1.3	1.8	mA	V_BATT=32.0V
Output Side Circuit Current 1	I <sub>CC21</sub>	1.2	1.8	2.4	mA	V <sub>CC2</sub> =14V, OUT1=L
Output Side Circuit Current 2	I <sub>CC22</sub>	0.9	1.5	2.1	mA	V <sub>CC2</sub> =14V, OUT1=H
Output Side Circuit Current 3	I <sub>CC23</sub>	1.3	1.9	2.5	mA	V <sub>CC2</sub> =18V, OUT1=L
Output Side Circuit Current 4	I <sub>CC24</sub>	1.0	1.6	2.2	mA	V <sub>CC2</sub> =18V, OUT1=H
Output Side Circuit Current 5	ICC25	1.4	2.0	2.6	mA	V <sub>CC2</sub> =16V, V <sub>EE2</sub> =-8V, OUT1=L
Output Side Circuit Current 6	loos	1.1	1.7	2.3	mA	V <sub>CC2</sub> =16V, V <sub>EE2</sub> =-8V,
Output Side Circuit Current o	I <sub>CC26</sub>	1.1	1.7	2.3	IIIA	OUT1=H
Switching Power Supply Controll	er					-
FET_G Output Voltage H1	V <sub>FETGH1</sub>	3.8	4.0	4.2	V	4.2V <v_batt≤32v I<sub>FET_G</sub>=0A(open)</v_batt≤32v 
FET_G Output Voltage H2	V <sub>FETGH2</sub>	_	V_BATT-0.2	V_BATT	V	V_BATT ≤ 4.2V
		_	_			I <sub>FET_G</sub> =0A(open)
FET_G Output Voltage L	V <sub>FETGL</sub>	0	-	0.3	V	I <sub>FET_G</sub> =0A(open)
FET_G ON-Resistance (Source-side)	Rongh	3	6	12	Ω	10mA
FET_G ON-Resistance	Rongl	0.3	0.6	1.3	Ω	10mA
(Sink-side)						
Oscillation Frequency	fsw	182	200	222	kHz	RT=68kΩ
Soft-start Time	tss	-	-	50	ms	
FB Pin Threshold Voltage	V <sub>FB</sub>	1.47	1.50	1.53	V	
FB Pin Input Current	I <sub>FB</sub>	-0.8	0	0.8	μA	
COMP Pin Sink Current	ICOMPSINK	-160	-80	-40	μA	
COMP Pin Source Current	ICOMPSOURCE	40	80	160	μA	
V_BATT UVLO ON Voltage	VUVLOBATTL	3.20	3.40	3.60	V	
V_BATT UVLO Hysteresis	V <sub>UVLOBATTHYS</sub>	0.07	0.1	0.13	V	
Maximum ON DUTY	DONMAX	-	48	-	%	
Over Voltage Detection Threshold	Vovth	1.60	1.65	1.70	V	
Under Voltage Detection Threshold	V <sub>UVTH</sub>	1.23	1.30	1.37	V	
Over-Current Detection Threshold	Vостн	0.17	0.20	0.23	V	
Protection Holding Time	t <sub>DCDCRLS</sub>	20	40	60	ms	
Logic Block						
Logic High Level Input Voltage	VINH	2.0	-	5.5	V	INA, INB, ENA
Logic Low Level Input Voltage	$V_{INL}$	0	-	0.8	V	INA, INB, ENA
Logic Pull-Down Resistance	RIND	25	50	100	kΩ	INA, INB, ENA
Logic Input Filtering Time	t <sub>INFIL</sub>	-	-	90	ns	INA, INB
ENA Input Filtering Time	t <sub>ENAFIL</sub>	-	0.5	0.8	μs	ENA
MODE Low Level Input Voltage	V <sub>MODEL</sub>	0	_	0.3×V <sub>CC2</sub>	V	MODE, relative to GND2
MODE High Level Input Voltage	V <sub>MODEH</sub>	0.7×V <sub>CC2</sub>	-	V <sub>CC2</sub>	V	MODE,relative to GND2


## **Electrical Characteristics – continued**

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Output	, ,		<u>, , , , , , , , , , , , , , , , , , , </u>	•	•	l
OUT1H ON-Resistance	Ronh	0.50	0.85	1.45	Ω	I <sub>OUT1H</sub> =40mA
OUT1L ON-Resistance	Ronl	0.25	0.45	0.80	Ω	I <sub>OUT1L</sub> =40mA
OUT1 Maximum Current	IOUT1MAX	3.0	4.5	-	Α	V <sub>CC2</sub> =15V Design assurance
PROOUT ON-Resistance	Ronpro	0.45	0.85	1.55	Ω	I <sub>PROOUT</sub> =40mA
Turn ON Time	tPONA	45	75	105	ns	INA=PWM, INB=L
Turri ON Time	<b>t</b> PONB	50	80	110	ns	INA=H, INB=PWM
T 055 T	t <sub>POFFA</sub>	40	70	100	ns	INA=PWM, INB=L
Turn OFF Time	<b>t</b> POFFB	35	65	95	ns	INA=H, INB=PWM
	t <sub>PDISTA</sub>	-25	-5	15	ns	tpoffa – tpona
Propagation Distortion	<b>t</b> PDISTB	-35	-15	5	ns	tpoffb - tponb
Rise Time	t <sub>RISE</sub>	-	50	_	ns	10nF between OUT1-VEE2
Fall Time	trall	-	50	_	ns	Design assurance
OUT2 ON-Resistance	R <sub>ON2</sub>	0.25	0.45	0.80	Ω	I <sub>OUT2</sub> =40mA
OUT2 ON Threshold Voltage	Vout20N	1.8	2	2.2	V	Relative to VEE2
Common Mode Transient Immunity	CM	100	-	_	kV/µs	Design assurance
Protection Functions			II.	I		1
Output-side UVLO ON						
Threshold Voltage	Vuvloinl	0.85	0.90	0.95	V	UVLOIN, MODE=L
Output-side UVLO Threshold		0.10×	0.11×	0.12×		
Hysteresis	Vuvloinhys	INHYS VUVLOINL VUVLOINL VUVLOINL V	V	UVLOIN, MODE=L		
Output-side UVLO ON Voltage	V <sub>UVLO2L</sub>	10.9	11.5	12.1	V	VCC2, MODE=H
Output-side UVLO Hysteresis	V <sub>UVLO2HYS</sub>	0.8	1.2	1.6	V	VCC2, MODE=H
Output-side UVLO						,
Filtering Time	tuvlo2fil	0.25	1.5	3.7	μs	
DESAT Charging Current	IDESATC	300	335	370	μA	V <sub>DESAT</sub> =2V
DESAT Leading Edge						
Blanking Time	t <sub>DESATIeb</sub>	0.14	0.20	0.26	μs	Design assurance
DESAT Threshold Voltage	VDESATDET	6.0	6.4	6.8	V	Relative to GND2
DESAT Filter Time	tdesatfil	0.12	0.2	0.28	μs	
DESAT Delay Time (PROOUT)	<b>t</b> DESATPRO	0.26	0.38	0.50	μs	
DESAT Low Voltage	V <sub>DESATL</sub>	-	0.1	0.22	V	I <sub>DESAT</sub> =1mA
Output Delay Difference						
between PROOUT and FLT	<b>t</b> PROFLT	0.1	0.4	0.7	μs	
Thermal Detection Voltage	VTSDET	1.61	1.70	1.79	V	Relative to GND2
Thermal Detection Filter Time	ttsfil	4	10	30	μs	
Soft Turn Off Release Time	t <sub>sto</sub>	30	_	110	μs	
FLT Output Low Voltage	V <sub>FLTL</sub>	-	0.18	0.40	V	I <sub>FLT</sub> =5mA
Gate State H Detection						
Threshold Voltage	Vosfbh	4.5	5.0	5.5	V	Relative to GND2
Gate State L Detection		4.0	4.5	5.0	.,	Deletine to ONES
Threshold Voltage	Vosfbl	4.0	4.5	5.0	V	Relative to GND2
OSFB Output Filtering Time	tosfbfil	1.5	2.0	2.5	μs	
RDY Output Low Voltage	$V_{RDYL}$	-	0.18	0.40	V	I <sub>RDY</sub> =5mA



## **Typical Performance Curves**


Figure 2. INA-OUT1H/L Timing Chart



2.5 2.3 25°C 125°C 2.1 Icc2 [mA] 1.9 1.7 1.5 1.3 -40°C 1.1 0.9 10 15 20 Vcc2 [V]

Figure 3. Main Power Supply Circuit Current

Figure 4. Output Side Circuit Current (MODE=H, VEE2=0V, OUT1=L)



12 Source side
9 Sink side
0 -40 0 40 80 120
Ta [°C]

Figure 5. Output Side Circuit Current (MODE=H, VEE2=0V, OUT1=H)

Figure 6. FET\_G ON-Resistance (Source side/Sink side)




Figure 7. Oscillation Frequency




Figure 8. Soft-start Time




Figure 9. FB Pin Threshold Voltage




Figure 10. COMP Pin Sink Current




Figure 11. COMP Pin Source Current




Figure 12. Over-Current Detection
Threshold




Figure 13. Logic Input Filtering Time (L pulse)




Figure 14. Logic Input Filtering Time (H pulse)




Figure 15. ENA Input Filtering Time




Figure 16. MODE Input Voltage H/L




Figure 17. OUT1H ON-Resistance (Iout1=40mA)




Figure 18. OUT1L ON-Resistance (Iout1=40mA)




Figure 19. PROOUT ON-Resistance (IPROOUT=40mA)




Figure 20. Turn ON time




Figure 21. Turn OFF time





Figure 22. OUT2 ON-Resistance (I<sub>OUT2</sub>=40mA)






Figure 23. DESAT Charging Current

Figure 24. DESAT Threshold Voltage




Figure 25. DESAT Leading Edge Blanking Time





Figure 26. DESAT Filter Time






Figure 27. DESAT Delay Time (PROOUT)

Figure 28. DESAT Low Voltage




Figure 29. Output Delay Difference between PROOUT and FLT




Figure 30. Thermal Detection Voltage

#### **Application Information**

#### 1. Description of Pins and Cautions on Layout of Board

#### (1) V BATT (Main Power Supply Pin)

This is the main power supply pin. Connect a bypass capacitor between V\_BATT and GND1 in order to suppress voltage variations.

#### (2) GND1 (Input-side Ground Pin)

The GND1 pin is a ground pin on the input side.

#### (3) VCC2 (Output-side Positive Power Supply Pin)

The VCC2 pin is a positive power supply pin on the output side. To reduce voltage fluctuations due to OUT1H/L pin output current and due to the driving current of the internal transformers, connect a bypass capacitor between VCC2 and GND2 pins.

#### (4) VEE2 (Output-side Negative Power Supply Pin)

The VEE2 pin is a power supply pin on the output side. To suppress voltage fluctuations due to OUT1H/L pin output current and due to the driving current of the internal transformers, connect a bypass capacitor between the VEE2 and the GND2 pins. Connect the VEE2 pin to the GND2 pin when no negative power supply is used,

#### (5) GND2 (Output-side Ground Pin)

The GND2 pin is a ground pin on the output side. Connect the GND2 pin to the emitter / source of a power device.

#### (6) INA, INB, ENA (Control Input Terminal)

The INA, INB, ENA are pins used to determine output logic.

ENA	INB	INA	OUT1H	OUT1L
L	X	Χ	Hi-Z	L
Н	Н	Χ	Hi-Z	L
Н	L	L	Hi-Z	L
Н	L	Н	Н	Hi-Z

Fault state(FLT=L output) is released in rising of ENA(L→ H).

#### (7) FLT (Fault Output Pin)

The FLT pin is an open drain pin used to output a fault signal when desaturation function or thermal protection function is activated, and will be cleared at the rising edge of FLT.

Status	FLT
While in normal operation	Hi-Z
When a fault occurs (When Desaturation or thermal protection is activated)	L

#### (8) RDY (Ready Output Pin)

The RDY pin shows the status of three internal protection features which are V\_BATT UVLO, VCC2 UVLO, and output state feedback (OSFB). The term 'output state feedback' shows whether PROOUT pin voltage (High or Low) corresponds to input logic or not.

Status	RDY
While in normal operation	Hi-Z
V_BATT UVLO or VCC2 UVLO or Output state feedback	L

#### (9) MODE (Mode Selection Pin of Output-side UVLO)

The MODE pin is a pin which selects internal threshold or external setting threshold for output-side UVLO.

MODE	Output-side UVLO threshold voltage
L (=GND2)	Setting by external. (Use UVLOIN pin)
H (=VCC2)	Fixed (=VuvLo2L). (Connect UVLOIN pin to VCC2 pin)

#### (10) UVLOIN (Output-side UVLO Setting Input Pin)

The UVLOIN pin is a pin for deciding UVLO setting value of VCC2. The threshold value of UVLO can be set by dividing the resistance voltage of VCC2 and inputting such value. UVLOIN activates only at MODE pin=L. When MODE pin=H, connect UVLOIN pin to VCC2 pin.

## (11) OUT1H, OUT1L(Output Pin)

The OUT1H pin is a source side pin used to drive the gate of a power device, and the OUT1L pin is a sink side pin used to drive the gate of a power device.

## (12) OUT2 (Miller Clamp Pin)

This is the miller clamp pin for preventing a rise of gate voltage due to miller current of output element connected to OUT1. It also functions as a pin for monitoring gate voltage for miller clamp and OUT2 pin voltage become not more than VOUT2ON(typ 2.0V), miller clamp function operates. OUT2 should be connect to VEE2 when miller clamp function is not used.

#### (13) PROOUT (Soft Turn-OFF Pin)

This is a pin for soft turn-OFF of output pin when desaturation protection is in action. It also functions as a pin for monitoring gate voltage for output state feedback function.

#### (14) DESAT(Desaturation Protection Pin)

The DESAT pin is a pin used to detect desaturation of IGBT/MOSFET. When the DESAT pin voltage exceeds  $V_{\text{DESAT}}$ , the DESAT function will be activated. This may cause the IC to malfunction in an open state. To avoid such trouble, short-circuit the DESAT pin to the GND2 pin when the desaturation protection is not used. In order to prevent the wrong detection due to noise, the noise mask time  $t_{\text{DESATFIL}}$  is set.

## (15) VTSIN (Thermal Detection Pin)

The VTSIN pin is a temperature sensor voltage input pin, which can be used for thermal protection of an output device. If VTSIN pin voltage becomes  $V_{TSDET}$  or less, OUT1H/L pin is set to HiZ/L. IC may malfunction in the open status, so be sure to supply the VTSPIN more than  $V_{TSDET}$  if the thermal protection function is not used. In order to prevent the wrong detection due to noise, the noise mask time  $t_{TSMSK}$  is set. In addition, it can be used also as compulsive shutdown terminal other than a temperature sense by inputting a comparator output etc.

#### (16) RT (Switching Frequency Setting Pin for Switching Controller)

The RT pin is a pin used to make setting of switching frequency of switching controller. The switching frequency is determined by the resistance value connected between RT and GND1. The value of switching frequency is determined by the value of the resistor R<sub>RT</sub>.

$$F_{SW}[kHz] = 1/(7.3 \times 10^{-8} \times R_{RT} + 2.2 \times 10^{-4})$$

## (17) FB (Error Amplifier Inverting Input Pin for Switching Controller)

This is a voltage feedback pin of the switching controller. This pin combine with voltage monitoring at overvoltage protection function and under voltage protection function for switching controller. When overvoltage or under voltage protection is activated, switching controller will be at OFF state (FET\_G pin outputs Low). When the protection holding time (tdcdcrss) is completed, the protection function will be released. Under voltage function is not activated during soft-start.

#### (18) COMP (Error Amplifier Output Pin for Switching Controller)

This is the gain control pin of the switching controller. Connect a phase compensation capacitor and resistor.

#### (19) VREG (Input-side internal power supply pin)

This is the input-side internal power supply pin. Be sure to connect a capacitor between VREG and GND1 even when the switching controller is not used, in order to prevent oscillation and suppress voltage variation due to FET\_G output current.

#### (20) FET G (MOS FET Control Pin for Switching Controller)

This is a MOSFET control pin for the switching controller transformer drive.

## (21) SENSE (Connection to the Current Feedback Resistor of the Switching Controller)

This is a pin connected to the resistor of the switching controller current feedback. This pin combines with current monitoring at overcurrent protection function for switching controller. When overcurrent protection is activated, switching controller will be at OFF state (FET\_G pin outputs Low). When the protection holding time (tdcdcrls) is completed, the over-current function will be released.

## 2. Description of Functions and Examples of Constant Setting

(1) Miller Clamp Function
When OUT1=L and PROOUT pin voltage < V<sub>OUT2ON</sub>, internal MOS of OUT2 pin is turned ON and miller clamp function operates.

IN	OUT2 pin input voltage	OUT2
L	Not more than V <sub>OUT2ON</sub>	L
Н	X	Hi-Z




Figure 31. Block Diagram of Miller Clamp Function




Figure 32. Timing Chart of Miller Clamp Function

(2) Under Voltage Lockout (UVLO) Function

The BM60052FV-C incorporates the under voltage lockout (UVLO) function on V\_BATT and VCC2. When the power supply voltage drops to the UVLO ON voltage, the OUT1H/L pin will output the "Hi-Z / L" and the FLT pin will output the "L" signal. When the power supply voltage rises to the UVLO OFF voltage, these pins will be reset. In addition, to prevent mis-triggers due to noise, mask time tuvlobattfil and tuvlozfil are set on both voltage sides.




Figure 33. VBATT UVLO Function Operation Timing Chart




Figure 34. VCC2 UVLO Function Operation Timing Chart (MODE=L)




Figure 35. VCC2 UVLO Function Operation Timing Chart (MODE=H)

(3) Desaturation Protection Function (DESAT)

When the DESAT pin voltage exceeds  $\dot{V}_{DESAT}$ , the DESAT function will be activated. When the DESAT protection function is activated, the OUT1H/L pin voltage will be set to the "Hi-Z/Hi-Z" level and the PROOUT pin voltage will go to the "L" level first (soft turn-OFF). Next, After  $t_{STO}$  has passed, OUT1H/L pin become Hi-Z/L (PROOUT pin hold L). In addition, when OUT2 pin voltage <  $V_{OUT2ON}$ , miller clamp function operates.

When the rising edge is put in the ENA pin, the DESAT function will be released.

When OUT1H/L=Hi-Z/L or Hi-Z/Hi-Z, internal MOSFET connected to DESAT pin turns ON to discharge C<sub>BLANK</sub>. When OUT1H/L=H/Hi-Z, internal MOSFET connected to DESAT pin turns OFF.

Blanking time (t<sub>BLANK</sub>) can be calculated by the formula below;

$$t_{\text{BLANKoutemal}} \big[ s \big] = \frac{C_{\text{BLANK}} \times V_{\text{DESATDET}}}{I_{\text{DESATC}}} + t_{\text{DESATIeb}}$$




Figure 36. Block Diagram for DESAT




Figure 37. DESAT Operation Timing Chart




Figure 38. DESAT Operation Status Transition Diagram

#### (4) Thermal Protection Function

When the VTSIN pin voltage becomes  $V_{TSDET}$  or less, the thermal protection function will be activated. When the thermal protection function is activated, the OUT1H/L pin voltage will be set to the "Hi-Z/Hi-Z" level and the PROOUT pin voltage will go to the "L" level first (soft turn-OFF). Next, when the VTSIN pin voltage rises to the threshold value and after  $t_{STO}$  has passed, OUT1H/L pin become Hi-Z/L (PROOUT pin hold L). In addition, when OUT2 pin voltage <  $V_{OUT2ON}$ , miller clamp function operates.

When the rising edge is put in the ENA pin, the thermal protection function will be released.




Figure 39. Block Diagram of thermal protection function




Figure 40. Thermal Protection Function Operation Timing Chart




Figure 41. Thermal Protection Function Operation Status Transition Diagram

#### (5) Switching Controller

#### (a) Basic action

This IC has a built-in switching power supply controller which repeats ON/OFF synchronizing with internal clock set by RT pin. When VBATT voltage is supplied (VBATT >  $V_{UVLOBATTH}$ ), FET\_G pin starts switching by soft-start. Output voltage is determined by the following equation by external resistance and winding ratio "n" of flyback transformer (n=  $V_{OUT2}$  side winding number/ $V_{OUT1}$  side winding number)

$$V_{OUT2} = V_{FB} \times \{ (R_1 + R_2) / R_2 \} \times n [V]$$

#### (b) MAX DUTY

When, for example, output load is large, and voltage level of SENSE pin does not reach current detection level, output is forcibly turned OFF by Maximum On Duty (Donmax).

#### (c) Protection function

The switching controller has protection function as overvoltage protection (OVP), under voltage protection (UVP), and over-current protection (OCP). OVP and UVP monitor the voltage of FB pin, OCP monitor the voltage of SENSE pin.

When the protection function is activated, switching controller will be OFF state (FET\_G pin outputs Low). The protection holding time (tdcdcRLs) is completed, the protection function will be released. Under voltage function is not activated during soft-start.




Figure 42. Block Diagram of switching controller

(d)The pin handling when not using switching controller

When not using switching controller, please do pin handling as follows

 Which hot daing awitching cont	Toller, please do piri fiariding as follows.	
pin no.	pin name	processing method
21	RT	pull down in gnd1 by 68kΩ
22	FB	connect to VREG
23	COMP	connect to VREG
24	V_BATT	connect power supply
25	VREG	connect capacitor
26	FET_G	open
27	SENSE	connect to VREG




Figure 43. The pin handling when not using switching controller

## (6) Gate State Monitoring Function

When gate logic and input logic of output device monitored with PROOUT pin are compared, a logic L is output from RDY pin when they disaccord. In order to prevent the detection error due to delay of input and output, OSFB filter time tosefbell is provided.

(	7	)	I/O	Condition	Table
---	---	---	-----	-----------	-------

,			Input							Output						
No.	Status	V B A T T	V C C 2	D E S A T	V T S I N	E N A	I N B	I N A	O U T 2	P R O O U T	O U T 1 H	O U T 1 L	O U T 2	P R O U T	F L T	R D Y
1	DESAT	0	0	Η	Н	Н	L	Н	Н	Х	Hi-Z	Hi-Z	Hi-Z	L	L	Hi-Z
2	DESAI	0	0	Η	Н	Н	L	Н	L	Х	Hi-Z	Hi-Z	L	L	L	Hi-Z
3	UVLO VBATT	UVLO	0	L	Н	Х	Χ	Х	Ι	Н	Hi-Z	L	Hi-Z	Hi-Z	Hi-Z	L
4	UVLO_VBATT	UVLO	0	Ы	Н	Х	X	Х	L	L	Hi-Z	L	L	Hi-Z	Hi-Z	L
5	UVLO_VCC2	0	UVLO	L	Н	Х	Х	Х	Н	Н	Hi-Z	L	Hi-Z	Hi-Z	Hi-Z	L
6	UVLO_VCC2	0	UVLO	L	Н	Х	Χ	Х	L	L	Hi-Z	L	L	Hi-Z	Hi-Z	L
7	Thermal	0	0	L	L	Х	Х	Х	Н	Х	Hi-Z	Hi-Z	Hi-Z	L	L	Hi-Z
8	protection	0	0	L	L	Х	Х	Х	L	Х	Hi-Z	Hi-Z	L	L	L	Hi-Z
9	Disable	0	0	L	Н	L	Х	Х	Н	Н	Hi-Z	L	Hi-Z	Hi-Z	Hi-Z	L
10	Disable	0	0	L	Н	L	Х	Х	L	L	Hi-Z	L	L	Hi-Z	Hi-Z	Hi-Z
11	INB active	0	0	L	Н	Н	Н	Х	Н	Н	Hi-Z	L	Hi-Z	Hi-Z	Hi-Z	L
12	IND active	0	0	L	Н	Н	Η	Х	L	L	Hi-Z	L	L	Hi-Z	Hi-Z	Hi-Z
13	Normal Operation	0	0	L	Н	Н	L	L	Η	Н	Hi-Z	L	Hi-Z	Hi-Z	Hi-Z	L
14	L Input	0	0	L	Н	Н	L	L	L	L	Hi-Z	L	L	Hi-Z	Hi-Z	Hi-Z
15	Normal Operation	0	0	L	Н	Н	L	Н	Н	Н	Н	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
16	H Input	0	0	L	Н	Н	L	Н	L	L	Н	Hi-Z	Hi-Z	Hi-Z	Hi-Z	L

○ : > UVLO, X:Don't care




Figure 44. Power Supply Startup / Shutoff Sequence

the output pins become Hi-Z conditions.




Figure 45. Recommended External Parts

#### **Power Dissipation**




Figure 46. SSOP-B28W Derating Curve

## **Thermal Design**

Please make sure that the IC's chip temperature Tj is not over 150°C, while considering the IC's power consumption (W), package power (Pd) and ambient temperature (Ta). When Tj=150°C is exceeded, the IC may malfunctions or some problems (ex. abnormal operation of various parasitic elements and increasing of leak current) may occur. Constant use under these circumstances leads to deterioration and eventually IC may destruct. Tjmax=150°C must be strictly obeyed under all circumstances.

O Equiva	O Equivalence Circuits							
Pin No.	Pin Name	Input Output Equivalent Circuit Diagram						
1 111 110.	Pin Function	mpat Gatpat Equitations Gilbatte Blag.am						
2	PROOUT	VCC2						
_	Soft turn-off pin / Gate voltage input pin	VEE2						
3	VTSIN	VCC2						
	Thermal detection pin	GND2						
4	DESAT	VCC2						
	Desaturation protection pin	DESAT GND2						
7	MODE	VCC2  MODE						
,	Mode selection pin of output-side UVLO	GND2 VEE2						
a	UVLOIN	VCC2						
8	Output-side UVLO setting pin	GND2 VEE2						

Pin No.	Pin Name	Input Output Equivalent Circuit Diagram				
_	Pin Function					
44	ОПТ1Н	—_ <b>♦</b> → ○ VCC2				
11	Source side output pin	OUT1L				
12	OUT1L	VEE2				
	Sink side output pin					
13	OUT2	VCC2				
	Output pin for Miller Clamp	VEE2				
	FLT					
16	Fault output pin	FLT RDY  GND1				
	RDY					
20	Ready output pin					
	ENA	VREG				
17		ENA O				
17	Input enabling signal pin	GND1				

	Pin Name			
Pin No.	Pin Function	Input Output Equivalent Circuit Diagram		
18	INA	VREG O		
	Control input pin A	GND1		
19	INB	VREG O		
13	Control input pin B	GND1		
21	RT	V_BATTO		
	Switching frequency setting pin for switching controller	VEE2		
22	FB	V_BATT Internal power supply  FB		
22	Error amplifier inverting input pin for switching controller	GND1		

Pin No.	Pin Name	Innut Output Equivalent Circuit Diagram			
Pin No.	Pin Function	Input Output Equivalent Circuit Diagram			
23	СОМР	V_BATT Internal power supply  COMP			
	Error amplifier output pin for switching controller	GND1			
25	VREG	Internal power V_BATT			
20	Input-side internal power supply pin	Supply VREG			
	FET_G	FET_G			
26	MOS FET control pin for switching controller	GND1			
	SENSE	V_BATT Internal power supply			
27	Current detection pin for switching controller	SENSE W GND1			

#### **Operational Notes**

#### 1. Reverse Connection of Power Supply

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

## 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

## 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

#### 5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded, the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

#### Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

#### 7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

## 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

## 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

#### 11. Unused Input Terminals

Input terminals of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input terminals should be connected to the power supply or ground line.

## Operational Notes - continued

#### 12. Regarding Input Pins of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.





Figure 47. Example of Monolithic IC Structure


#### 13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.


## **Ordering Information**



## **Marking Diagram**



Physical Dimension, Tape and Reel Information



## **Revision History**

Date	Revision	Changes
9.Apr.2015	001	New Release

# **Notice**

#### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

Ì	JÁPAN	USA	EU	CHINA
Γ	CLASSⅢ	CL ACCTI	CLASS II b	CI VCCIII
Γ	CLASSIV	CLASSⅢ	CLASSⅢ	CLASSⅢ

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## **Precaution for Mounting / Circuit board design**

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

#### **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

QR code printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PAA-E Rev.001

#### **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this doc ument is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

**Notice – WE** © 2015 ROHM Co., Ltd. All rights reserved. Rev.001