

# Touch I/O Flash MCU with LCD/LED Driver

# BS82C16CA/BS82D20CA

Revision: V1.30 Date: September 29, 2024

www.holtek.com



# **Table of Contents**

Features	7
CPU Features	7
Peripheral Features	7
Development Tools	8
General Description	8
Selection Table	8
Block Diagram	9
Pin Assignment	10
Pin Description	
Absolute Maximum Ratings	
D.C. Characteristics	
Operating Voltage Characteristics	
Standby Current Characteristics	23
Operating Current Characteristics	23
A.C. Characteristics	24
High Speed Internal Oscillator – HIRC – Frequency Accuracy	
Low Speed Internal Oscillator Characteristics – LIRC	
External Low Speed Crystal Oscillator Characteristics – LXT	
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	
Input/Output Characteristics	
Memory Characteristics	
LVR/LVD Characteristics	27
Software Controlled LCD Driver Electrical Characteristics	28
I <sup>2</sup> C Electrical Characteristics	28
Power-on Reset Characteristics	29
System Architecture	30
Clocking and Pipelining	
Program Counter	
Stack	
Arithmetic and Logic Unit – ALU	
Flash Program Memory	
StructureSpecial Vectors	
Look-up Table	
Table Program Example	
In Circuit Programming – ICP	
On-Chip Debug Support – OCDS	



Data Memory	36
Structure	
Data Memory Addressing	37
General Purpose Data Memory	37
Special Purpose Data Memory	37
Special Function Register Description	40
Indirect Addressing Registers – IAR0, IAR1, IAR2	
Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H	40
Accumulator – ACC	41
Program Counter Low Byte Register – PCL	42
Look-up Table Registers – TBLP, TBHP, TBLH	42
Option Memory Mapping Register – ORMC	42
Status Register – STATUS	43
EEPROM Data Memory	45
EEPROM Data Memory Structure	
EEPROM Registers	45
Read Operation from the EEPROM	47
Page Erase Operation to the EEPROM	48
Writing Operation to the EEPROM	48
Write Protection	50
EEPROM Interrupt	50
Programming Considerations	50
Programming Examples	50
Oscillators	53
Oscillator Overview	
System Clock Configurations	53
Internal High Speed RC Oscillator – HIRC	54
External 32.768kHz Crystal Oscillator – LXT	54
LXT Oscillator Low Power Function	55
Internal 32kHz Oscillator – LIRC	56
Operating Modes and System Clocks	56
System Clocks	
System Operation Modes	
Control Registers	59
Operating Mode Switching	61
Standby Current Considerations	64
Wake-up	64
Watchdog Timer	
Watchdog Timer Clock Source	
Watchdog Timer Control Register	
Watchdog Timer Operation	66



Reset and Initialisation	67
Reset Functions	67
Reset Initial Conditions	70
Input/Output Ports	75
Pull-high Resistors	76
Port A Wake-up	77
I/O Port Control Registers	77
I/O Port Source Current Selection	78
I/O Port Sink Current Selection	80
Pin-shared Functions	83
I/O Pin Structures	95
Programming Considerations	95
Timer Modules – TM	96
Introduction	96
TM Operation	96
TM Clock Source	96
TM Interrupts	97
TM External Pins	97
Programming Considerations	98
Compact Type TM – CTM	99
Compact Type TM Operation	99
Compact Type TM Register Description	99
Compact Type TM Operating Modes	104
Periodic Type TM – PTM	110
Periodic Type TM Operation	110
Periodic Type TM Register Description	110
Periodic Type TM Operation Modes	115
Touch Key Function	122
Touch Key Structure	122
Touch Key Register Definition	122
Touch Key Operation	127
Touch Key Interrupt	128
Programming Considerations	128
I <sup>2</sup> C Interface	129
I <sup>2</sup> C Interface Operation	
I <sup>2</sup> C Registers	130
I <sup>2</sup> C Bus Communication	133
I <sup>2</sup> C Bus Start Signal	134
I <sup>2</sup> C Slave Address	134
I <sup>2</sup> C Bus Read/Write Signal	134
I <sup>2</sup> C Bus Slave Address Acknowledge Signal	135
I <sup>2</sup> C Bus Data and Acknowledge Signal	135
I <sup>2</sup> C Time-out Control	136
I*C Time-out Control	13



UART Interface	137
UART External Pins	138
UART Single Wire Mode	139
UART Data Transfer Scheme	139
UART Status and Control Registers	139
Baud Rate Generator	146
UART Setup and Control	148
UART Transmitter	149
UART Receiver	151
Managing Receiver Errors	152
UART Interrupt Structure	153
UART Power Down and Wake-up	155
Software Controlled LCD Driver	155
LCD Operation	155
LCD Frames	156
LCD Control Registers	157
Low Voltage Detector – LVD	161
LVD Register	
LVD Operation	162
Interrupts	163
Interrupt Registers	
Interrupt Operation	
External Interrupts	
Multi-function Interrupts	171
TM Interrupts	171
Touch Key Module Interrupt	172
Time Base Interrupts	172
I <sup>2</sup> C Interrupt	174
UART Interrupt	174
LVD Interrupt	174
EEPROM Interrupt	174
Interrupt Wake-up Function	174
Programming Considerations	175
Configuration Options	175
Application Circuits	176
Instruction Set	
Introduction	
Instruction Timing	
Moving and Transferring Data	
Arithmetic Operations	
Logical and Rotate Operation	
Branches and Control Transfer	
Bit Operations	179



Table Read Operations	179
Other Operations	179
Instruction Set Summary	180
Table Conventions	
Extended Instruction Set	182
Instruction Definition	
Extended Instruction Definition	193
Package Information	200
24-pin SOP (300mil) Outline Dimensions	201
24-pin SSOP (150mil) Outline Dimensions	202
28-pin SOP (300mil) Outline Dimensions	203
28-pin SSOP (150mil) Outline Dimensions	204
48-pin LQFP (7mm×7mm) Outline Dimensions	205



#### **Features**

#### **CPU Features**

- · Operating voltage
  - $f_{SYS}=8MHz: 1.8V\sim5.5V$
  - f<sub>SYS</sub>=12MHz: 2.7V~5.5V
  - f<sub>SYS</sub>=16MHz: 3.3V~5.5V
- Up to  $0.25\mu s$  instruction cycle with 16MHz system clock at  $V_{DD}$ =5V
- · Power down and wake-up functions to reduce power consumption
- · Oscillator types
  - Internal High Speed 8/12/16MHz RC HIRC
  - External Low Speed 32.768kHz Crystal LXT
  - Internal Low Speed 32kHz RC LIRC
- · Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- All instructions executed in 1~3 instruction cycles
- Table read instructions
- 115 powerful instructions
- Up to 8-level subroutine nesting
- · Bit manipulation instruction

#### **Peripheral Features**

- Flash Program Memory: 4K×16~8K×16
- RAM Data Memory: 512×8~768×8
- True EEPROM Memory: 512×8
- Up to 20 touch key functions fully integrated without requiring external components
- Watchdog Timer function
- Up to 42 bidirectional I/O lines
- Programmable I/O port source current and sink current for LED driver applications
- Up to 2 pin-shared external interrupts
- Multiple Timer Modules for time measurement, compare match output or PWM output or single pulse output function
- I<sup>2</sup>C Interface
- Fully-duplex / Half-duplex Universal Asynchronous Receiver and Transmitter Interface UART
- Software controlled up to 34-SCOM/SSEG lines LCD driver with 1/3 bias
- · Dual Time Base functions for generation of fixed time interrupt signals
- · Low voltage reset function
- · Low voltage detect function
- · Wide range of available package types



### **Development Tools**

For rapid product development and to simplify device parameter setting, Holtek has provided relevant development tools which users can download from the following link:

https://www.holtek.com/page/detail/dev\_plat/Touch\_Workshop

## **General Description**

The series of devices are Flash Memory type 8-bit high performance RISC architecture microcontrollers with fully integrated touch key functions. With all touch key functions provided internally, completely eliminating the need for external components, each device has all the feactures to offer designers a reliable and easy means of implementing touch keys within their products applications.

For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a software controlled LCD function. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Communication with the outside world is catered for by including fully intergrated UART or I<sup>2</sup>C interface functions, two popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of external low, internal high and low oscillators is provided including two fully integrated system oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimize microcontroller operation and minimize power consumption.

The inclusion of flexible I/O programming features, Time Base funcitons along with many other features ensure that these devices will find excellent use in applications such as sensor signal processing, motor driving, industrial control, consumer products and subsystem controllers, etc.

#### **Selection Table**

Most features are common to these devices, the main features distinguishing them are Program Memory capacity, Data Memory capacity, I/O count, external interrupt count, touch key number, stack capacity, SCOM and SSEG count and package types. The following table summarises the main features of each device.

Part No.	V <sub>DD</sub>	ROM	RAM	EEPROM	I/O	Time Base	Stack	Timer Module		
BS82C16CA	1.8V~5.5V	4K×16	512×8	512×8	512×8	512×8	26	2	6	10-bit CTM×2 10-bit PTM×1
BS82D20CA	1.00~5.50	8K×16	768×8	312*0	42	2	8	10-bit CTM×2 10-bit PTM×2		


Part No.	Ext. Int.	Touch Key	Software Controlled LCD	LVD/LVR	I <sup>2</sup> C	UART	Package
BS82C16CA	1	16	SCOM/SSEG×26			-1	24SOP/SSOP 28SOP/SSOP
BS82D20CA	2	20	SCOM/SSEG×34	V	V	V	28SOP/SSOP 48LQFP

Note: As devices exist in more than one package format, the table reflects the situation for the package with the most pins.




# **Block Diagram**

#### BS82C16CA



#### BS82D20CA






# **Pin Assignment**

,			
PB1/SSEG9/SCOM9/KEY2  PB2/SSEG10/SCOM10/KEY3  PB3/SSEG11/SCOM11/KEY4  PB4/SSEG12/SCOM12/KEY5  PB5/SSEG13/SCOM13/KEY6  PB6/CTP0B/SSEG14/SCOM14/KEY7  PB7/CTP0/CTCK0_2/SSEG15/SCOM15/KEY8  PC0/RX0_1/TX0_1/SSEG16/SCOM16/KEY9	4 5 6 7 8 9 10	23 22 21 20 19 18 17 16 15	PA3/SDA_0/RX0_0/TX0_0/SSEG3/SCOM3 PA0/PTCK0_0/SSEG0/SCOM0/ICPDA/OCDSDA PA2/SSEG2/SCOM2/ICPCK/OCDSCK PA7/SCL_0/TX0/SSEG7/SCOM7/RES VDD VSS PA1/CTP0B/CTCK0_1/SSEG1/SCOM1 PA4/INT0/CTCK0_0/PTP0/SSEG4/SCOM4 PC7/CTP0/PTCK0_2/SSEG23/SCOM23/KEY16 PC6/PTP0/SSEG22/SCOM22/KEY15 PC5/CTP0B/PTCK0_1/SSEG21/SCOM21/KEY14 PC4/PTP0B/SSEG20/SCOM20/KEY13
	16CA/BS		
24	SOP-A/S	SOP.	-A
PB2/SSEG10/SCOM10/KEY3  PB3/SSEG11/SCOM11/KEY4  PB4/SSEG12/SCOM12/KEY5  PB5/SSEG13/SCOM13/KEY6  PB6/CTP0B/SSEG14/SCOM14/KEY7  PB7/CTP0/CTCK0/SSEG15/SCOM15/KEY8  PD0/CTP1/CTCK1/SSEG24/SCOM24  PD1/CTP1B/SSEG25/SCOM25  PC0/RX/TX/SSEG16/SCOM16/KEY9  PC1/TX/SSEG17/SCOM17/KEY10  PC2/SCL/SSEG18/SCOM19/KEY11	2 3 4 5 6 7 8 9 10 11 12 13	27 26 25 24 23 22 21 20 19 18 17 16 15 15	PA3/SDA/RX/TX/SSEG3/SCOM3 PA0/PTCK0/SSEG0/SCOM0/ICPDA/OCDSDA PA2/SSEG2/SCOM2/ICPCK/OCDSCK PA7/SCL/TX/SSEG7/SCOM7 VDD PA6/PTP0/SSEG6/SCOM6/XT2 PA5/CTP0/SSEG5/SCOM5/XT1 VSS PA1/CTP0B/CTCK0/SSEG1/SCOM1 PA4/INT0/CTCK0/PTP0/SSEG4/SCOM4 PC7/CTP0/PTCK0/SSEG23/SCOM23/KEY16 PC6/PTP0/SSEG22/SCOM22/KEY15 PC5/CTP0B/PTCK0/SSEG21/SCOM21/KEY14 PC4/PTP0B/SSEG20/SCOM20/KEY13
	SOP-A/S		
PB0/SSEG8/SCOM8/KEY1  PB1/SSEG9/SCOM9/KEY2  PB2/SSEG10/SCOM10/KEY3  PB3/PTP1B/SSEG11/SCOM11/KEY4  PB4/PTP1/SSEG12/SCOM12/KEY5  PB5/PTCK1/SSEG13/SCOM13/KEY6  PB6/CTP0B/SSEG14/SCOM14/KEY7  PB7/CTP0/CTCK0/SSEG15/SCOM15/KEY8  PD0/CTP1/CTCK1/SSEG24/SCOM24/KEY9  PD1/CTP1B/SSEG25/SCOM25/KEY10  PC0/RX/TX/SSEG16/SCOM16/KEY11  PC1/TX/SSEG17/SCOM17/KEY12  PC2/SCL/SSEG18/SCOM18/KEY13  PC3/SDA/SSEG19/SCOM19/KEY14	3 4 5 6 7 8	27 26 25 24 23 22 21 20 19 18 17	PA3/SDA/RX/TX/INT1/SSEG3/SCOM3 PA0/PTCK0/SSEG0/SCOM0/ICPDA/OCDSDA PA2/SSEG2/SCOM2/ICPCK/OCDSCK PA7/SCL/TX/SSEG7/SCOM7 VDD PA6/PTP0/SSEG6/SCOM6/XT2 PA5/CTP0/SSEG5/SCOM5/XT1 VSS PA1/CTP0B/CTCK0/PTCK0/SSEG1/SCOM1/KEY20 PA4/INT0/CTCK0/PTP0/SSEG4/SCOM4/KEY19 PC7/CTP0/PTCK0/SSEG23/SCOM23/KEY18 PC6/PTP0/SSEG22/SCOM22/KEY17 PC5/CTP0B/PTCK0/SSEG21/SCOM21/KEY16 PC4/PTP0B/SSEG20/SCOM20/KEY15

BS82D20CA/BS82DV20CA 28 SOP-A/SSOP-A





Note: 1. If the pin-shared pin functions have multiple outputs simultaneously, the desired pin-shared function is determined by the corresponding software control bits.

- 2. The OCDSDA and OCDSCK pins are supplied for the OCDS dedicated pins and as such only available for the BS82CV16CA/BS82DV20CA devices which are the OCDS EV chips for the BS82C16CA/BS82D20CA devices respectively.
- 3. For the less pin count package types there will be unbounded pins which should be properly configured to avoid unwanted power consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.

# **Pin Description**

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. As each Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

### BS82C16CA

Pin Name	Function	ОРТ	I/T	O/T	Description
	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA0/PTCK0/SSEG0/SCOM0/	РТСК0	PAS0 IFS0	ST	_	PTM0 clock input
ICPDA/OCDSDA	SSEG0	PAS0		AN	Software controlled LCD segment output
	SCOM0	PAS0	_	AN	Software controlled LCD common output
	ICPDA	_	ST	CMOS	ICP Data/Address pin
	OCDSDA	_	ST	CMOS	OCDS Data/Address pin, for EV chip only
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA1/CTP0B/CTCK0/	CTP0B	PAS0	_	CMOS	CTM0 inverted output
SSEG1/SCOM1	СТСК0	PAS0 IFS0	ST	_	CTM0 clock input
	SSEG1	PAS0		AN	Software controlled LCD segment output
	SCOM1	PAS0	_	AN	Software controlled LCD common output
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA2/SSEG2/SCOM2/	SSEG2	PAS0	_	AN	Software controlled LCD segment output
ICPCK/OCDSCK	SCOM2	PAS0	_	AN	Software controlled LCD common output
	ICPCK	_	ST	_	ICP clock pin
	OCDSCK	_	ST	_	OCDS clock pin, for EV chip only
	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA3/SDA/RX/TX/	SDA	PAS0 IFS0	ST	NMOS	I <sup>2</sup> C data line
SSEG3/SCOM3	RX/TX	PAS0 IFS0	ST	CMOS	UART serial data intput in full-duplex communication or UART serial data input/output in single wire mode communication
	SSEG3	PAS0	_	AN	Software controlled LCD segment output
	SCOM3	PAS0	_	AN	Software controlled LCD common output
	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	INT0	PAS1	AN	_	External interrupt 0
PA4/INT0/CTCK0/PTP0/ SSEG4/SCOM4	СТСК0	PAS1 IFS0	ST	_	CTM0 clock input
	PTP0	PAS1		CMOS	PTM0 output
	SSEG4	PAS1	_	AN	Software controlled LCD segment output
	SCOM4	PAS1	_	AN	Software controlled LCD common output



Pin Name	Function	ОРТ	I/T	O/T	Description
	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA5/CTP0/SSEG5/	CTP0	PAS1	_	CMOS	CTM0 output
SCOM5/XT1	SSEG5	PAS1	_	AN	Software controlled LCD segment output
	SCOM5	PAS1	_	AN	Software controlled LCD common output
	XT1	PAS1	AN	_	LXT oscillator pin
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA6/PTP0/SSEG6/	PTP0	PAS1	_	CMOS	PTM0 output
SCOM6/XT2	SSEG6	PAS1	_	AN	Software controlled LCD segment output
	SCOM6	PAS1		AN	Software controlled LCD common output
	XT2	PAS1		AN	LXT oscillator pin
	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA7/SCL/TX/SSEG7/SCOM7	SCL	PAS1 IFS0	ST	NMOS	I <sup>2</sup> C clock line
	TX	PAS1	_	CMOS	UART serial data output
	SSEG7	PAS1	_	AN	Software controlled LCD segment output
	SCOM7	PAS1	_	AN	Software controlled LCD common output
	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB0/SSEG8/SCOM8/KEY1	SSEG8	PBS0	_	AN	Software controlled LCD segment output
	SCOM8	PBS0	_	AN	Software controlled LCD common output
	KEY1	PBS0	AN	_	Touch key input
	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB1/SSEG9/SCOM9/KEY2	SSEG9	PBS0	_	AN	Software controlled LCD segment output
	SCOM9	PBS0	_	AN	Software controlled LCD common output
	KEY2	PBS0	AN	_	Touch key input
	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB2/SSEG10/SCOM10/KEY3	SSEG10	PBS0	_	AN	Software controlled LCD segment output
	SCOM10	PBS0	_	AN	Software controlled LCD common output
	KEY3	PBS0	AN	_	Touch key input
	PB3	PBPU PBS0	ST	CMOS	
PB3/SSEG11/SCOM11/KEY4	SSEG11	PBS0	_	AN	Software controlled LCD segment output
	SCOM11	PBS0	_	AN	Software controlled LCD common output
	KEY4	PBS0	AN	_	Touch key input
	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB4/SSEG12/SCOM12/KEY5	SSEG12	PBS1	_	AN	Software controlled LCD segment output
	SCOM12	PBS1	_	AN	Software controlled LCD common output
	KEY5	PBS1	AN	_	Touch key input



Pin Name	Function	ОРТ	I/T	O/T	Description
	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB5/SSEG13/SCOM13/	SSEG13	PBS1	_	AN	Software controlled LCD segment output
KEY6	SCOM13	PBS1	_	AN	Software controlled LCD common output
	KEY6	PBS1	AN	_	Touch key input
	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB6/CTP0B/SSEG14/	CTP0B	PBS1	_	CMOS	CTM0 inverted output
SCOM14/KEY7	SSEG14	PBS1	_	AN	Software controlled LCD segment output
	SCOM14	PBS1	_	AN	Software controlled LCD common output
	KEY7	PBS1	AN	_	Touch key input
	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP0	PBS1	_	CMOS	CTM0 output
PB7/CTP0/CTCK0/SSEG15/ SCOM15/KEY8	СТСК0	PBS1 IFS0	ST	_	CTM0 clock input
	SSEG15	PBS1	_	AN	Software controlled LCD segment output
	SCOM15	PBS1	_	AN	Software controlled LCD common output
	KEY8	PBS1	AN	_	Touch key input
PC0/RX/TX/SSEG16/ SCOM16/KEY9	PC0	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	RX/TX	PCS0 IFS0	ST	CMOS	UART serial data intput in full-duplex communication or UART serial data input/output in single wire mode communication
	SSEG16	PCS0	_	AN	Software controlled LCD segment output
	SCOM16	PCS0	_	AN	Software controlled LCD common output
	KEY9	PCS0	AN	_	Touch key input
	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC1/TX/SSEG17/	TX	PCS0	_	CMOS	UART serial data output
SCOM17/KEY10	SSEG17	PCS0	_	AN	Software controlled LCD segment output
	SCOM17	PCS0	_	AN	Software controlled LCD common output
	KEY10	PCS0	AN	_	Touch key input
	PC2	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC2/SCL/SSEG18/	SCL	PCS0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
SCOM18/KEY11	SSEG18	PCS0	_	AN	Software controlled LCD segment output
	SCOM18	PCS0	_	AN	Software controlled LCD common output
	KEY11	PCS0	AN		Touch key input
	PC3	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC3/SDA/SSEG19/	SDA	PCS0 IFS0	ST	NMOS	I <sup>2</sup> C data line
SCOM19/KEY12	SSEG19	PCS0	_	AN	Software controlled LCD segment output
	SCOM19	PCS0	_	AN	Software controlled LCD common output
	KEY12	PCS0	AN	_	Touch key input



Pin Name	Function	ОРТ	I/T	O/T	Description
	PC4	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PC4/PTP0B/SSEG20/	PTP0B	PCS1	_	CMOS	PTM0 inverted output
SCOM20/KEY13	SSEG20	PCS1	_	AN	Software controlled LCD segment output
	SCOM20	PCS1	_	AN	Software controlled LCD common output
	KEY13	PCS1	AN	_	Touch key input
	PC5	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP0B	PCS1	_	CMOS	CTM0 inverted output
PC5/CTP0B/PTCK0/ SSEG21/SCOM21/KEY14	PTCK0	PCS1 IFS0	ST	_	PTM0 clock input
	SSEG21	PCS1	_	AN	Software controlled LCD segment output
	SCOM21	PCS1	_	AN	Software controlled LCD common output
	KEY14	PCS1	AN	_	Touch key input
	PC6	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PC6/PTP0/SSEG22/	PTP0	PCS1	_	CMOS	PTM0 output
SCOM22/KEY15	SSEG22	PCS1	_	AN	Software controlled LCD segment output
	SCOM22	PCS1	_	AN	Software controlled LCD common output
	KEY15	PCS1	AN	_	Touch key input
	PC7	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP0	PCS1	_	CMOS	CTM0 output
PC7/CTP0/PTCK0/SSEG23/ SCOM23/KEY16	PTCK0	PCS1 IFS0	ST	_	PTM0 clock input
	SSEG23	PCS1	_	AN	Software controlled LCD segment output
	SCOM23	PCS1	_	AN	Software controlled LCD common output
	KEY16	PCS1	AN	_	Touch key input
	PD0	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD0/CTP1/CTCK1/SSEG24/	CTP1	PDS0	_	CMOS	CTM1 output
SCOM24	CTCK1	PDS0	ST	_	CTM1 clock input
	SSEG24	PDS0	_	AN	Software controlled LCD segment output
	SCOM24	PDS0	_	AN	Software controlled LCD common output
	PD1	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD1/CTP1B/SSEG25/ SCOM25	CTP1B	PDS0	_	CMOS	CTM1 inverted output
SCOIVIZO	SSEG25	PDS0	_	AN	Software controlled LCD segment output
	SCOM25	PDS0		AN	Software controlled LCD common output
VDD	VDD	_	PWR	_	Positive power supply
VSS	VSS	_	PWR	_	Negative power supply, ground
N.C.	N.C.	_	_	_	Not connected

Legend: I/T: Input type; O/T: Output type; OPT: Optional by register option; PWR: Power;

ST: Schmitt Trigger input; CMOS: CMOS output; NMOS: NMOS output; AN: Analog signal.



### BS82D20CA

Pin Name	Function	ОРТ	I/T	O/T	Description		
	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up		
PA0/PTCK0/SSEG0/SCOM0/	PTCK0	PAS0 IFS1	ST	_	PTM0 clock input		
ICPDA/OCDSDA	SSEG0	PAS0	_	AN	Software controlled LCD segment output		
	SCOM0	PAS0	_	AN	Software controlled LCD common output		
	ICPDA	_	ST	CMOS	ICP Data/Address pin		
	OCDSDA	_	ST	CMOS	OCDS Data/Address pin, for EV chip only.		
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up		
	CTP0B	PAS0	_	CMOS	CTM0 inverted output		
PA1/CTP0B/CTCK0/PTCK0/	СТСК0	PAS0 IFS0	ST	_	CTM0 clock input		
SSEG1/SCOM1/KEY20	PTCK0	PAS0 IFS1	ST	_	PTM0 clock input		
	SSEG1	PAS0	_	AN	Software controlled LCD segment output		
	SCOM1	PAS0	_	AN	Software controlled LCD common output		
	KEY20	PAS0	AN	_	Touch key input		
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up		
PA2/SSEG2/SCOM2/	SSEG2	PAS0	_	AN	Software controlled LCD segment output		
ICPCK/OCDSCK	SCOM2	PAS0	_	AN	Software controlled LCD common output		
	ICPCK	_	ST	_	ICP clock pin		
	OCDSCK	_	ST	_	OCDS clock pin, for EV chip only		
	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up		
	SDA	PAS0 IFS2	ST	NMOS	I <sup>2</sup> C data line		
PA3/SDA/RX/TX/INT1/ SSEG3/SCOM3	RX/TX	PAS0 IFS0	ST	CMOS	UART serial data intput in full-duplex communication or UART serial data input/output in single wire mode communication		
	INT1	PAS0	ST	_	External input 1		
	SSEG3	PAS0	_	AN	Software controlled LCD segment output		
	SCOM3	PAS0	_	AN	Software controlled LCD common output		
	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up		
	INT0	PAS1 IFS1	AN	_	External interrupt 0		
PA4/INT0/CTCK0/PTP0/ SSEG4/SCOM4/KEY19	СТСК0	PAS1 IFS0	ST	_	CTM0 clock input		
	PTP0	PAS1	_	CMOS	PTM0 output		
	SSEG4	PAS1	_	AN	Software controlled LCD segment output		
	SCOM4	PAS1	_	AN	Software controlled LCD common output		
	KEY19	PAS1	AN	_	Touch key input		



Pin Name	Function	ОРТ	I/T	O/T	Description
	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA5/CTP0/SSEG5/	CTP0	PAS1	_	CMOS	CTM0 output
SCOM5/XT1	SSEG5	PAS1	_	AN	Software controlled LCD segment output
	SCOM5	PAS1	_	AN	Software controlled LCD common output
	XT1	PAS1	AN	_	LXT oscillator pin
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA6/PTP0/SSEG6/	PTP0	PAS1	_	CMOS	PTM0 output
SCOM6/XT2	SSEG6	PAS1	_	AN	Software controlled LCD segment output
	SCOM6	PAS1	_	AN	Software controlled LCD common output
	XT2	PAS1	_	AN	LXT oscillator pin
	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA7/SCL/TX/SSEG7/SCOM7	SCL	PAS1 IFS2	ST	NMOS	I <sup>2</sup> C clock line
	TX	PAS1		CMOS	UART serial data output
	SSEG7	PAS1		AN	Software controlled LCD segment output
	SCOM7	PAS1	_	AN	Software controlled LCD common output
	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB0/SSEG8/SCOM8/KEY1	SSEG8	PBS0	_	AN	Software controlled LCD segment output
	SCOM8	PBS0	_	AN	Software controlled LCD common output
	KEY1	PBS0	AN	_	Touch key input
	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB1/SSEG9/SCOM9/KEY2	SSEG9	PBS0	_	AN	Software controlled LCD segment output
	SCOM9	PBS0	_	AN	Software controlled LCD common output
	KEY2	PBS0	AN	_	Touch key input
	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB2/SSEG10/SCOM10/KEY3	SSEG10	PBS0	_	AN	Software controlled LCD segment output
	SCOM10	PBS0	_	AN	Software controlled LCD common output
	KEY3	PBS0	AN	_	Touch key input
	PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB3/PTP1B/SSEG11/	PTP1B	PBS0	_	CMOS	PTM1 inverted output
SCOM11/KEY4	SSEG11	PBS0		AN	Software controlled LCD segment output
	SCOM11	PBS0		AN	Software controlled LCD common output
	KEY4	PBS0	AN	_	Touch key input
	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB4/PTP1/SSEG12/	PTP1	PBS1		CMOS	PTM1 output
SCOM12/KEY5	SSEG12	PBS1	_	AN	Software controlled LCD segment output
	SCOM12	PBS1	_	AN	Software controlled LCD common output
	KEY5	PBS1	AN	_	Touch key input



Pin Name	Function	ОРТ	I/T	O/T	Description
	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB5/PTCK1/SSEG13/	PTCK1	PBS1 IFS1	ST	_	PTM1 clock input
SCOM13/KEY6	SSEG13	PBS1	_	AN	Software controlled LCD segment output
	SCOM13	PBS1	_	AN	Software controlled LCD common output
	KEY6	PBS1	AN	_	Touch key input
	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB6/CTP0B/SSEG14/	CTP0B	PBS1	_	CMOS	CTM0 inverted output
SCOM14/KEY7	SSEG14	PBS1	_	AN	Software controlled LCD segment output
	SCOM14	PBS1	_	AN	Software controlled LCD common output
	KEY7	PBS1	AN	_	Touch key input
	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP0	PBS1	_	CMOS	CTM0 output
PB7/CTP0/CTCK0/ SSEG15/SCOM15/KEY8	СТСК0	PBS1 IFS0	ST	_	CTM0 clock input
	SSEG15	PBS1	_	AN	Software controlled LCD segment output
	SCOM15	PBS1	_	AN	Software controlled LCD common output
	KEY8	PBS1	AN	_	Touch key input
	PC0	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC0/RX/TX/SSEG16/ SCOM16/KEY11	RX/TX	PCS0 IFS0	ST	CMOS	UART serial data intput in full-duplex communication or UART serial data input/output in single wire mode communication
	SSEG16	PCS0	_	AN	Software controlled LCD segment output
	SCOM16	PCS0	_	AN	Software controlled LCD common output
	KEY11	PCS0	AN	_	Touch key input
	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC1/TX/SSEG17/	TX	PCS0	_	CMOS	UART serial data output
SCOM17/KEY12	SSEG17	PCS0	_	AN	Software controlled LCD segment output
	SCOM17	PCS0	_	AN	Software controlled LCD common output
	KEY12	PCS0	AN	_	Touch key input
	PC2	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC2/SCL/SSEG18/	SCL	PCS0 IFS2	ST	NMOS	I <sup>2</sup> C clock line
SCOM18/KEY13	SSEG18	PCS0		AN	Software controlled LCD segment output
	SCOM18	PCS0		AN	Software controlled LCD common output
	KEY13	PCS0	AN		Touch key input
	PC3	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC3/SDA/SSEG19/	SDA	PCS0 IFS2	ST	NMOS	I <sup>2</sup> C data line
SCOM19/KEY14	SSEG19	PCS0	_	AN	Software controlled LCD segment output
	SCOM19	PCS0	_	AN	Software controlled LCD common output
	KEY14	PCS0	AN	_	Touch key input



Pin Name	Function	ОРТ	I/T	O/T	Description
	PC4	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PC4/PTP0B/SSEG20/	PTP0B	PCS1		CMOS	PTM0 inverted output
SCOM20/KEY15	SSEG20	PCS1	_	AN	Software controlled LCD segment output
	SCOM20	PCS1	_	AN	Software controlled LCD common output
	KEY15	PCS1	AN	_	Touch key input
	PC5	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP0B	PCS1	_	CMOS	CTM0 inverted output
PC5/CTP0B/PTCK0/ SSEG21/SCOM21/KEY16	PTCK0	PCS1 IFS1	ST	_	PTM0 clock input
	SSEG21	PCS1	_	AN	Software controlled LCD segment output
	SCOM21	PCS1	_	AN	Software controlled LCD common output
	KEY16	PCS1	AN	_	Touch key input
	PC6	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PC6/PTP0/SSEG22/	PTP0	PCS1	_	CMOS	PTM0 output
SCOM22/KEY17	SSEG22	PCS1	_	AN	Software controlled LCD segment output
	SCOM22	PCS1	_	AN	Software controlled LCD common output
	KEY17	PCS1	AN	_	Touch key input
	PC7	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP0	PCS1	_	CMOS	CTM0 output
PC7/CTP0/PTCK0/ SSEG23/SCOM23/KEY18	PTCK0	PCS1 IFS1	ST	_	PTM0 clock input
	SSEG23	PCS1	_	AN	Software controlled LCD segment output
	SCOM23	PCS1	_	AN	Software controlled LCD common output
	KEY18	PCS1	AN	_	Touch key input
	PD0	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP1	PDS0	_	CMOS	CTM1 output
PD0/CTP1/CTCK1/ SSEG24/SCOM24/KEY9	CTCK1	PDS0 IFS0	ST	_	CTM1 clock input
	SSEG24	PDS0	_	AN	Software controlled LCD segment output
	SCOM24	PDS0	_	AN	Software controlled LCD common output
	KEY9	PDS0	AN	_	Touch key input
	PD1	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD1/CTP1B/SSEG25/	CTP1B	PDS0	_	CMOS	CTM1 inverted output
SCOM25/KEY10	SSEG25	PDS0	_	AN	Software controlled LCD segment output
	SCOM25	PDS0		AN	Software controlled LCD common output
	KEY10	PDS0	AN	_	Touch key input
	PE0	PEPU PES0	ST	CMOS	General purpose I/O. Register enabled pull-high
DEO/DTOVA/DY/TY/	PTCK1	PES0 IFS1	ST	_	PTM1 clock input
PE0/PTCK1/RX/TX/ SSEG26/SCOM26	RX/TX	PES0 IFS0	ST	CMOS	UART serial data intput in full-duplex communication or UART serial data input/output in single wire mode communication
	SSEG26	PES0	_	AN	Software controlled LCD segment output
	SCOM26	PES0	_	AN	Software controlled LCD common output



Pin Name	Function	ОРТ	I/T	O/T	Description
	PE1	PEPU PES0	ST	CMOS	General purpose I/O. Register enabled pull-high
PE1/TX/SSEG27/SCOM27	TX	PES0	_	CMOS	UART serial data output
	SSEG27	PES0	_	AN	Software controlled LCD segment output
	SCOM27	PES0	_	AN	Software controlled LCD common output
	PE2	PEPU PES0	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTP1	PES0	_	CMOS	PTM1 output
PE2/PTP1/SDA/ SSEG28/SCOM28	SDA	PES0 IFS2	ST	NMOS	I <sup>2</sup> C data line
	SSEG28	PES0	_	AN	Software controlled LCD segment output
	SCOM28	PES0	_	AN	Software controlled LCD common output
	PE3	PEPU PES0	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTP1B	PES0	_	CMOS	PTM1 inverted output
PE3/PTP1B/SCL/ SSEG29/SCOM29	SCL	PES0 IFS2	ST	NMOS	I <sup>2</sup> C clock line
	SSEG29	PES0	_	AN	Software controlled LCD segment output
	SCOM29	PES0	_	AN	Software controlled LCD common output
	PE4	PEPU PES1	ST	CMOS	General purpose I/O. Register enabled pull-high
	INT0	PES1 IFS1	AN	_	External interrupt 0
PE4/INT0/CTCK0/PTP0/ SSEG30/SCOM30	СТСК0	PES1 IFS0	ST	_	CTM0 clock input
	PTP0	PES1	_	CMOS	PTM0 output
	SSEG30	PES1	_	AN	Software controlled LCD segment output
	SCOM30	PES1	_	AN	Software controlled LCD common output
	PE5	PEPU PES1	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP0B	PES1	_	CMOS	CTM0 inverted output
PE5/CTP0B/CTP0/CTCK0/	CTP0	PES1	_	CMOS	CTM0 output
SSEG31/SCOM31	СТСК0	PES1 IFS0	ST	_	CTM0 clock input
	SSEG31	PES1	_	AN	Software controlled LCD segment output
	SCOM31	PES1	_	AN	Software controlled LCD common output
	PE6	PEPU PES1	ST	CMOS	General purpose I/O. Register enabled pull-high
DECICEDO/SCI./	CTP0	PES1	_	CMOS	CTM0 output
PE6/CTP0/SCL/ SSEG32/SCOM32	SCL	PES1 IFS2	ST	NMOS	I <sup>2</sup> C clock line
	SSEG32	PES1	_	AN	Software controlled LCD segment output
	SCOM32	PES1	_	AN	Software controlled LCD common output
	PE7	PEPU PES1	ST	CMOS	General purpose I/O. Register enabled pull-high
PE7/RX/TX/SDA/	RX/TX	PES1 IFS0	ST	CMOS	UART serial data intput in full-duplex communication or UART serial data input/output in single wire mode communication
SSEG33/SCOM33	SDA	PES1 IFS2	ST	NMOS	I <sup>2</sup> C data line
	SSEG33	PES1	_	AN	Software controlled LCD segment output
	SCOM33	PES1	_	AN	Software controlled LCD common output



Pin Name	Function	ОРТ	I/T	O/T	Description
	PF0	PFPU PFS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTP0	PFS0	_	CMOS	PTM0 output
PF0/PTP0/PTP1B/	PTP1B	PFS0	_	CMOS	PTM1 inverted output
CTCK0/SDA	СТСК0	PFS0 IFS0	ST	_	CTM0 clock input
	SDA	PFS0 IFS2	ST	NMOS	I <sup>2</sup> C data line
	PF1	PFPU PFS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTP0B	PFS0	_	CMOS	PTM0 inverted output
PF1/PTP0B/PTP1/	PTP1	PFS0	_	CMOS	PTM1 output
CTCK1/SCL	СТСК1	PFS0 IFS0	ST	_	CTM1 clock input
	SCL	PFS0 IFS2	ST	NMOS	I <sup>2</sup> C clock line
	PF2	PFPU PFS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP0	PFS0	_	CMOS	CTM0 output
PF2/CTP0/CTP1B/	CTP1B	PFS0	_	CMOS	CTM1 inverted output
PTCK0/RX/TX	РТСК0	PFS0 IFS1	ST	_	PTM0 clock input
	RX/TX	PFS0 IFS0	ST	CMOS	UART serial data intput in full-duplex communication or UART serial data input/output in single wire mode communication
	PF3	PFPU PFS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP0B	PFS0	_	CMOS	CTM0 inverted output
PF3/CTP0B/CTP1/ PTCK1/TX	CTP1	PFS0	_	CMOS	CTM1 output
T TOK!/TX	PTCK1	PFS0 IFS1	ST	_	PTM1 clock input
	TX	PFS0	_	CMOS	UART serial data output
	PF4	PFPU PFS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PF4/CTP1/RX/TX	CTP1	PFS1		CMOS	CTM1 output
	RX/TX	PFS1 IFS0	ST	CMOS	UART serial data intput in full-duplex communication or UART serial data input/output in single wire mode communication
	PF5	PFPU PFS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PF5/CTCK1/TX	СТСК1	PFS1 IFS0	ST	_	CTM1 clock input
	TX	PFS1	_	CMOS	UART serial data output
	PF6	PFPU PFS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP1B	PFS1	_	CMOS	CTM1 inverted output
PF6/CTP1B/SCL/RX/TX	SCL	PFS1 IFS2	ST	NMOS	I <sup>2</sup> C clock line
	RX/TX	PFS1 IFS0	ST	CMOS	UART serial data intput in full-duplex communication or UART serial data input/output in single wire mode communication



Pin Name	Function	ОРТ	I/T	O/T	Description
	PF7	PFPU PFS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PF7/PTP0/SDA/TX	PTP0	PFS1	_	CMOS	PTM0 output
PF//PIFU/SDA/TX	SDA	DA PFS1 ST NMOS I <sup>2</sup> C data line		NMOS	I <sup>2</sup> C data line
	TX	PFS1	_	CMOS	UART serial data output
VDD	VDD	_	PWR	_	Positive power supply
VSS	VSS	_	PWR	_	Negative power supply, ground
N.C.	N.C.	_	_	_	Not connected

Legend: I/T: Input type; O/T: Output type;

OPT: Optional by register option; PWR: Power;

ST: Schmitt Trigger input; CMOS: CMOS output; NMOS: NMOS output; AN: Analog signal.

### **Absolute Maximum Ratings**

Supply Voltage	V <sub>SS</sub> -0.3V to 6.0V
Input Voltage	$V_{SS}$ =0.3V to $V_{DD}$ +0.3V
Storage Temperature	-60°C to 150°C
Operating Temperature	-40°C to 85°C
I <sub>OH</sub> Total	-80mA
Iol Total	100mA
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the devices at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

### **D.C. Characteristics**

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

### **Operating Voltage Characteristics**

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
		f <sub>SYS</sub> =8MHz	1.8	_	5.5	
	Operating Voltage – HIRC	f <sub>SYS</sub> =12MHz	2.7	_	5.5	V
$V_{DD}$		f <sub>SYS</sub> =16MHz	3.3	_	5.5	
	Operating Voltage – LXT	f <sub>SYS</sub> =32768Hz	1.8	_	5.5	V
	Operating Voltage – LIRC	f <sub>SYS</sub> =32kHz	1.8	_	5.5	V



#### **Standby Current Characteristics**

Ta=25°C, unless otherwise specified

Comple of	Céan dhu Ma da		Test Conditions	Min	T	Marr	Max.	11
Symbol	Standby Mode	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	@85°C	Unit
		1.8V		_	1.2	2.4	2.9	
	SLEEP Mode	3V	WDT on	_	1.5	3.0	3.6	μΑ
		5V		_	3	5	6	
		1.8V		_	2.4	4.0	4.8	
	IDLE0 Mode – LIRC	3V	f <sub>SUB</sub> on	_	3	5	6	μΑ
		5V		_	5	10	12	
	IDLE0 Mode – LXT	1.8V		_	2.4	4.0	4.8	μΑ
		3V	f <sub>SUB</sub> on	_	3	5	6	
I <sub>STB</sub>		5V		_	5	10	12	
		1.8V		_	288	400	480	
		3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =8MHz	_	360	500	600	
		5V		_	600	800	960	
	IDLE1 Mode – HIRC	2.7V		_	432	600	720	
	IDLET Wode – HIRC	3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =12MHz	_	540	750	900	μΑ
		5V		_	800	1200	1400	
		3.3V	for an for-16MUz	_	0.80	1.20	1.44	
		5V	f <sub>SUB</sub> on, f <sub>SYS</sub> =16MHz	_	1.4	2.0	2.4	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are set in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

### **Operating Current Characteristics**

Ta=-40°C~85°C

Cumbal	Operating Made		Test Conditions	Min	Tres	May	Unit
Symbol	Operating Mode	<b>V</b> <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Oilit
		1.8V		_	8	16	
	SLOW Mode – LIRC	3V	f <sub>SYS</sub> =32kHz	_	10	20	μA
		5V			30	50	
		1.8V		_	8	16	
	SLOW Mode – LXT	3V	f <sub>SYS</sub> =32768Hz	_	10	20	μА
		5V		_	30	50	
		1.8V	f <sub>sys</sub> =8MHz	_	0.6	1.0	mA
I <sub>DD</sub>		3V		_	0.8	1.2	
		5V		_	1.6	2.4	
	FAST Mode – HIRC	2.7V		_	1.0	1.4	
	FAST Wode = HIRC	3V	f <sub>SYS</sub> =12MHz	_	1.2	1.8	
		5V		_	2.4	3.6	
		3.3V	f =16MH=	_	1.5	3.0	
		5V	f <sub>sys</sub> =16MHz	_	2.5	5.0	

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital inputs are set in a non-floating condition.



- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

#### A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

#### High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

Cumbal	Parameter	Тє	est Conditions	Min	Tim	Mey	Unit	
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Temp.	Min.	Тур.	Max.	Onit	
		3V/5V	25°C	-1%	8	+1%		
		30/30	-40°C ~ 85°C	-2%	8	+2%		
	8MHz Writer Trimmed HIRC	1.8V~ 5.5V	-40°C ~ 85°C	-10%	8	+10%		
	Frequency	2.2V~	25°C	-3.5%	8	+3.5%	MHz	
		5.5V	-40°C ~ 85°C	-5%	8	+5%	MHz	
f <sub>HIRC</sub>		2.7V~ 5.5V	25°C	-2.5%	8	+2.5%		
			-40°C ~ 85°C	-3%	8	+3%		
		2) //E) /	25°C	-1%	12	+1%		
	12MHz Writer Trimmed HIRC	3V/5V	-40°C ~ 85°C	-2%	12	+2%		
	Frequency	2.7V~	25°C	-2.5%	12	+2.5%		
		5.5V	-40°C ~ 85°C	-3%	12	+3%		
		<i>5</i> ) /	25°C	-1%	16	+1%		
_	16MHz Writer Trimmed HIRC Frequency	5V	-40°C~85°C	-2%	16	+2%		
f <sub>HIRC</sub>		3.3V~	25°C	-2.5%	16	+2.5%		
		5.5V	-40°C~ 85°C	-3%	16	+3%	ı	

Note: 1. The 3V/5V values for  $V_{DD}$  are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

- 2. The row below the 3V/5V trim voltage row is provided to show the values for the full  $V_{DD}$  range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 1.8V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.
- 3. The minimum and maximum tolerance values provided in the table are only for the frequency at which the writer trims the HIRC oscillator. After trimming at this chosen specific frequency any change in HIRC oscillator frequency using the oscillator register control bits by the application program will give a frequency tolerance to within  $\pm 20\%$ .

#### Low Speed Internal Oscillator Characteristics - LIRC

Cumbal	Parameter	Test Conditions		Min.	Time	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	√ <sub>DD</sub> Temp.		Тур.	wax.	Unit
		2.2V~5.5V	25°C	-10%	32	+10%	
f <sub>LIRC</sub>	Oscillator Frequency	2.20~5.50	-40°C ~ 85°C	-50%	32	+60%	kHz
		1.8V~5.5V	25°C	-50%	32	+10%	
t <sub>START</sub>	LIRC Start Up Time	_	_	_	_	500	μs




#### External Low Speed Crystal Oscillator Characteristics - LXT

Ta=25°C

Symbol Parameter		Tes	t Conditions	Min	Turn	May	l lmi4
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
f <sub>LXT</sub>	Oscillator Frequency	1.8V~5.5V	_	_	32768	_	Hz
Duty Cycle	Duty Cycle	_	_	40	_	60	%
	LVT Chart Lin Times	3V	_	_	_	1000	ms
t <sub>START</sub>	LXT Start Up Time	5V —		_	_	1000	ms
R <sub>NEG</sub>	Negative Resistance (Note)	1.8V	_	3×ESR	_	_	Ω

Note: C1, C2 and R<sub>P</sub> are external components. C1=C2=10pF. R<sub>P</sub>=10M $\Omega$ . C<sub>L</sub>=7pF, ESR=30k $\Omega$ .

### **Operating Frequency Characteristic Curves**



### **System Start Up Time Characteristics**

Ta=-40°C~85°C

Courselle and	Downworton.		Test Conditions	N/I:us	T	Marr	I I m i 4
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
		_	f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	_	16	_	t <sub>HIRC</sub>
	System Start-up Time Wake-up from Condition where f <sub>SYS</sub> is off	_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LXT</sub>	_	1024	_	$t_{LXT}$
	Wake up from Condition where 1515 to on	_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	_	2	_	t <sub>LIRC</sub>
t <sub>sst</sub>	System Start-up Time	_	f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	_	2	_	t <sub>H</sub>
	Wake-up from Condition where f <sub>SYS</sub> is on		f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LXT</sub> or f <sub>LIRC</sub>	_	2	_	t <sub>SUB</sub>
	System Speed Switch Time	_	$f_{\text{HIRC}}$ switches from off $\rightarrow$ on	_	16	_	t <sub>HIRC</sub>
	FAST to SLOW Mode or SLOW to FAST Mode		$f_{LXT}$ switches from off $\rightarrow$ on	_	1024	_	t <sub>LXT</sub>
	System Reset Delay Time Reset source from Power-on Reset or LVR Hardware Reset	_	RR <sub>POR</sub> =5V/ms				
t <sub>RSTD</sub>	System Reset Delay Time LVRC/WDTC/RSTC Software Reset System Reset Delay Time Reset source from WDT Overflow		_	10	16	24	ms
			_				
t <sub>SRESET</sub>	Minimum Software Reset Width to Reset	_	_	45	90	180	μs

Note: 1. For the System Start-up time values, whether  $f_{SYS}$  is on or off depends upon the mode type and the chosen  $f_{SYS}$  system oscillator. Details are provided in the System Operating Modes section.

2. The time units, shown by the symbols,  $t_{HIRC}$ , etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example  $t_{HIRC}=1/f_{HIRC}$ ,  $t_{SYS}=1/f_{SYS}$  etc.



- 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t<sub>START</sub>, as provided in the LIRC frequency table, must be added to the t<sub>SST</sub> time in the table above.
- 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

# **Input/Output Characteristics**

Ta=-40°C~85°C

Cumbal	Parameter		Test Conditions	Min.	Turn	May	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	wiin.	Тур.	Max.	Unit
VII	Input Low Voltage for I/O Ports	5V	_	0	_	1.5	V
VIL	Input Low Voltage for I/O Ports	_	_	0	_	0.2V <sub>DD</sub>	V
V <sub>IH</sub>	Input High Voltage for I/O Ports	5V	_	3.5	_	5.0	V
VIH	Input High Voltage for 1/O Ports	_	_	0.8V <sub>DD</sub>	_	$V_{DD}$	V
		3V	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNS=0	16	32	_	
	Sink Current for I/O Ports Except	3 v	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNS=1	25	50	_	mA
lou	Port PB	5V	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNS=0	32	65	_	IIIA
IOL		J V	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNS=1	50	100	_	
	Sink Current for PB Port	3V	Voi = 0.1Vpp	16	32	_	mA
	Silk Culter to FB Fort	5V VOL=0.17 bb		32	65	_	MA
			V <sub>OH</sub> =0.9V <sub>DD</sub> ,	-0.7	-1.5	_	
		5V	SLEDCn[m+1:m]=00B, (n=0, 1 or 2; m=0, 2, 4 or 6)	-1.5	-2.9	_	
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> ,	-1.3	-2.5	_	
		5V	SLEDCn[m+1:m]=01B, (n=0, 1 or 2; m=0, 2, 4 or 6)	-2.5	-5.1	_	
Іон	Source Current for I/O Ports	3V	SLEDCn[m+1:m]=10B, (n=0, 1 or 2; m=0, 2, 4 or 6) V V <sub>OH</sub> =0.9V <sub>DD</sub> ,	-1.8	-3.6	_	mA
		5V		-3.6	-7.3	_	
		3V		-4	-8	_	
		5V	SLEDCn[m+1:m]=11B, (n=0, 1 or 2; m=0, 2, 4 or 6)	-8	-16	_	
		3V	LVPU=0, PxPU=FFH	20	60	100	
D	Pull-high Resistance for I/O Ports (Note)	5V	(Px: PA, PB, PC)	10	30	50	kΩ
R <sub>PH</sub>	Pull-flight Resistance for I/O Ports (1989)	3V	LVPU=1, PxPU=FFH	6.67	15	23	K12
		5V	(Px: PA, PB, PC)	3.5	7.5	12.0	
I <sub>LEAK</sub>	Input Leakage Current	5V	V <sub>IN</sub> =V <sub>DD</sub> or V <sub>IN</sub> =V <sub>SS</sub>	_	_	±1	μΑ
t <sub>INT</sub>	Interrupt Input Pin Minimum Pulse Width	_	_	10		_	μs
t <sub>TCK</sub>	TM Clock Input Pin Minimum Pulse Width	_	_	0.3		_	μs

Note: The R<sub>PH</sub> internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R<sub>PH</sub> value.



# **Memory Characteristics**

Ta=-40°C~85°C, unless otherwise specified

			Test Conditions		_		
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
Flash Pro	gram Memory						
$V_{\text{DD}}$	V <sub>DD</sub> for Read and Write	-	_	1.8	_	5.5	V
t <sub>FER</sub>	Erase Time	_	_	2.273	2.500	2.778	ms
t <sub>FWR</sub>	Write Time	-	_	1.364	1.500	1.667	ms
E <sub>P</sub>	Cell Endurance	-	_	100K	_	_	E/W
t <sub>RETD</sub>	ROM Data Retention Time	-	Ta=25°C	_	40	_	Year
t <sub>ACTV</sub>	Activation Time – Wake-up from IDLE/SLEEP Mode	-	_	32	_	64	μs
Data EEPROM Memory							
$V_{DD}$	V <sub>DD</sub> for Read and Write		_	1.8	_	5.5	V
t <sub>EERD</sub>	EEPROM Read Time	-	_	_	_	4	tsys
	Mista Time (Duta Mada)	-	EWERTS=0	_	5.4	8.6	ms
+	Write Time (Byte Mode)	_	EWERTS=1	_	6.7	10.6	ms
t <sub>EEWR</sub>	Write Time (Page Mode)	-	EWERTS=0	_	2.2	3.6	ms
	write Time (Page Mode)	_	EWERTS=1	_	3.0	4.8	ms
4	EEPROM Erase Time	-	EWERTS=0	_	3.2	5.2	ms
t <sub>EEER</sub>	EEPROW Erase Time	_	EWERTS=1	_	3.7	6.0	ms
E <sub>P</sub>	Cell Endurance	-	_	100K	_	_	E/W
t <sub>RETD</sub>	Data Retention Time	_	Ta=25°C	_	40	_	Year
RAM Data	a Memory			-			-
V <sub>DR</sub>	RAM Data Retention Voltage	_	_	1.0	_	_	V

Note: 1. "E/W" means Erase/Write times.

### LVR/LVD Characteristics

Ta=-40°C~85°C

Cumbal	Parameter		Test Conditions	Min	Tim	Max	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	_	_	1.8	_	5.5	V
		_	LVR enable, voltage select 1.7V	-5%	1.7	+5%	
		_	LVR enable, voltage select 1.9V	-5%	1.9	+5%	
$V_{LVR}$	Low Voltage Reset Voltage	_	LVR enable, voltage select 2.55V	-3%	2.55	+3%	V
		_	LVR enable, voltage select 3.15V	-3%	3.15	+3%	
		_	LVR enable, voltage select 3.8V	-3%	3.8	+3%	
		_	LVD enable, voltage select 1.8V		1.8		
		_	LVD enable, voltage select 2.0V		2.0		
		_	LVD enable, voltage select 2.4V		2.4		
	Low Voltage Detection Voltage	_	LVD enable, voltage select 2.7V	-5%	2.7	LE0/	V
V <sub>LVD</sub>	Low Voltage Detection Voltage	_	LVD enable, voltage select 3.0V	-5%	3.0		V
		_	LVD enable, voltage select 3.3V		3.3		
		_	LVD enable, voltage select 3.6V		3.6		
		_	LVD enable, voltage select 4.0V		4.0		

<sup>2.</sup> The ROM activation time  $t_{ACTV}$  should be added when calculating the total system start-up time of a wake-up from the IDLE/SLEEP mode.



Cumbal	Davamatar		Test Conditions	Min.	Tim	Max	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	WIII.	Тур.	Max.	Uiiit
1	Operating Current	3V	LVD enable, LVR enable,	_	_	10	
ILVRLVD	Operating Current	5V	V <sub>LVR</sub> =1.9V, V <sub>LVD</sub> =2V	_	10	15	μA
	LVDO Stable Time	_	LVR enable, VBGEN=0, LVD off → on	_	_	18	
t <sub>LVDS</sub>	LVDO Stable Time	_	LVR disable, VBGEN=0, LVD off → on		_	150	μs
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	_	_	120	240	480	μs
t <sub>LVD</sub>	Minimum Low Voltage Width to Interrupt	_	_	60	120	240	μs
I <sub>LVR</sub>	Additional Current for LVR Enable	5V	LVD disable	_	_	14	μΑ
I <sub>LVD</sub>	Additional Current for LVD Enable	5V	LVR disable	_	_	14	μΑ

# **Software Controlled LCD Driver Electrical Characteristics**

Ta=-40°C~85°C

Symbol	Parameter	1	Test Conditions	Min.	Tun	Max.	Unit
Syllibol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	IVIAX.	Oilit
			ISEL[1:0]=00B	5.81	8.30	10.79	
ļ.	LCD Bias Current	5V	ISEL[1:0]=01B	11.62	16.60	21.58	
I <sub>BIAS</sub>	LCD Bias Current		ISEL[1:0]=10B	35	50	65	μA
			ISEL[1:0]=11B	70	100	130	
V	V <sub>DD</sub> ×2/3 Voltage for LCD SCOM Output	2.2V~ 5.5V	No load	0.305V <sub>DD</sub>	0.33V <sub>DD</sub>	0.355V <sub>DD</sub>	V
V <sub>SCOM</sub>	V <sub>DD</sub> ×1/3 Voltage for LCD SCOM Output	2.2V~ 5.5V	No load	0.31V <sub>DD</sub>	0.33V <sub>DD</sub>	0.35V <sub>DD</sub>	V

# I<sup>2</sup>C Electrical Characteristics


Ta=25°C

Cumbal	Davamatar		Test Conditions	Min.	Tren	May	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	Max.	Unit
			No clock debounce	2	_	_	
	I <sup>2</sup> C Standard Mode (100kHz) f <sub>SYS</sub> Frequency (Note)	—	2 system clock debounce	4	_	_	MHz
f <sub>I2C</sub>	1 requericy		4 system clock debounce	4	_	_	
III2C	120 5 4 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		No clock debounce	4	_	_	
	I <sup>2</sup> C Fast Mode (400kHz) f <sub>SYS</sub> Frequency (Note)	_	2 system clock debounce	8	_	_	MHz
	requeriey		4 system clock debounce	8	_	_	
f <sub>SCL</sub>	SCL Clock Frequency	3V/5V	Standard mode	_	_	100	kHz
ISCL	SCL Clock Frequency	30/30	Fast mode	_	_	400	KIIZ
+	SCI Clock High Time	3V/5V	Standard mode	3.5	_	-	
t <sub>SCL(H)</sub>	SCL Clock High Time	30/30	Fast mode	0.9	_	_	μs
	SCL Clock Low Time	3V/5V	Standard mode	3.5	_	_	
t <sub>SCL(L)</sub>	SCE Clock Low Time	30/30	Fast mode	0.9	_	_	μs
	SCL and SDA Fall Time	3V/5V	Standard mode	_	_	1.3	
t <sub>FALL</sub>	SOL AND SDA FAIL TIME	30/30	Fast mode	_	_	0.34	μs
t	SCL and SDA Rise Time		Standard mode	_	_	1.3	110
t <sub>RISE</sub>	SOL and SDA Nise Time	3V/5V	Fast mode	_	_	0.34	μs



Symbol	Davamatar	Parameter Test Cor		Min	Tren	May	Unit
Symbol		<b>V</b> <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
+	SDA Data Setup Time	3V/5V	Standard mode	0.25	_	_	
t <sub>SU(SDA)</sub>	SDA Data Setup Time	30/30	Fast mode	0.1	_	_	μs
t <sub>H(SDA)</sub>	SDA Data Hold Time	3V/5V	_	0.1	_	_	μs
t <sub>VD(SDA)</sub>	SDA Data Valid Time	3V/5V	_	_	_	0.6	μs
_	Chart Candition Catus Times	2) //5) /	Standard mode	3.5	_	_	
t <sub>SU(STA)</sub>	Start Condition Setup Time	3V/5V	Fast mode	0.6	_	_	μs
	Otant Canadition Hald Time	0) //5) /	Standard mode	4.0	_	_	
t <sub>H(STA)</sub>	Start Condition Hold Time	3V/5V	Fast mode	0.6	_	_	μs
4	Stan Condition Setup Time	2) //E) /	Standard mode	3.5	_	_	
t <sub>su(sto)</sub>	Stop Condition Setup Time	3V/5V	Fast mode	0.6	_	_	μs


Note: Using the debounce function can make the transmission more stable and reduce the probability of communication failure due to interference.



# **Power-on Reset Characteristics**

Ta=-40°C~85°C

Symbol	Parameter		est Conditions	Min.	Tien	Max.	Unit
Syllibol	Farameter	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	IVIAX.	Oilit
$V_{POR}$	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR <sub>POR</sub>	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset	_	_	1	_	_	ms






### **System Architecture**

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively, with the exception of branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O control system with maximum reliability and flexibility. This makes the device suitable for affordable, high-volume production for controller applications.

#### **Clocking and Pipelining**

The main system clock, derived from either a HIRC, LXT or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining





Instruction Fetching

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Device	Program Counter						
Device	Program Counter High Byte	PCL Register					
BS82C16CA	PC11~PC8	PCL7~PCL0					
BS82D20CA	PC12~PC8	PCL7~PCL0					

**Program Counter** 


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.


#### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into multiple levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.





### Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations:
   ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA,
   LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations:
   AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA,
   LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA
- Rotation:
   RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC,
   LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision:
   JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI,
   LSNZ, LSZ, LSZA, LSIZ, LSIZA, LSDZ, LSDZA




### Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the devices the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, these Flash devices offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### **Structure**

The Program Memory has a capacity of 4K×16 bits to 8K×16 bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be set in any location within the Program Memory, is addressed by a separate table pointer register.

Device		Capacity	
	BS82C16CA	4K×16	
	BS82D20CA	8K×16	



**Program Memory Structure** 

#### Special Vectors


Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be set by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRD [m]" or "TABRDL [m]" respectively when the memory [m] is located in Sector 0. If the memory [m] is located in other sectors except Sector 0, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.



#### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "0F00H" which refers to the start address of the last page within the 4K words Program Memory of the BS82C16CA. The table pointer low byte register is set here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "0F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

#### **Table Read Program Example**

```
ds .section 'data'
tempreg1 db?
                       ; temporary register #1
tempreg2 db?
                       ; temporary register #2
code0 .section 'code'
mov a,06h
                       ; initialise table pointer - note that this address is referenced
mov tblp,a
                       ; to the last page or the page that thhp pointed
mov a,0FH
                       ; initialise high table pointer
mov tbhp, a
                       ; it is not necessary to set thhp if executing tabrdl or ltabrdl
tabrd tempreg1
                       ; transfers value in table referenced by table pointer
                       ; data at program memory address "OFO6H" transferred to tempreg1 and TBLH
dec tblp
                       ; reduce value of table pointer by one
tabrd tempreg2
                       ; transfers value in table referenced by table pointer
                       ; data at program memory address "OFO5H" transferred to tempreg2 and TBLH
                       ; in this example the data "1AH" is transferred to tempreg1 and data "OFH"
                       ; to tempreg2
                       ; the value "OOH" will be transferred to the high byte register TBLH
codel .section 'code'
org OFOOH
                       ; sets initial address of last page
dc 00Ah,00Bh,00Ch,00Dh,00Eh,00Fh,01Ah,01Bh
```



#### In Circuit Programming - ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the devices.

Holtek Writer Pins MCU Programming Pins		Pin Description	
ICPDA	PA0	Programming Serial Data/Address	
ICPCK	PA2	Programming Clock	
VDD VDD		Power Supply	
VSS	VSS	Ground	

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.

#### On-Chip Debug Support - OCDS

There are EV chips named BS82CV16CA and BS82DV20CA which are used to emulate the real MCU devices named BS82C16CA and BS82D20CA device. The EV chip devices also provide an "On-Chip Debug" function to debug the real MCU devices during the development process. The EV chips and the real MCU devices are almost functionally compatible except for "On-Chip Debug" function. Users can use the OCDS function to emulate the real chip devices behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip device for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. However, the two OCDS pins which



are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description	
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output	
OCDSCK	OCDSCK	On-Chip Debug Support Clock input	
VDD	VDD	Power Supply	
VSS	VSS	Ground	

## **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorized into two types, the first of these is an area of RAM where the special function registers are located. These registers have fixed locations and are necessary for correct operation of the devices. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

Switching between the different Data Memory sectors is achieved by properly setting the Memory Pointers to correct value when using the indirectly accessing method.


#### **Structure**

The Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

Device	Special Purpose Data Memory	General Purpose Data Memory	
Device	Located Sectors	Capacity	Sector: Address
BS82C16CA	0, 1	512×8	0: 80H~FFH 1: 80H~FFH 2: 80H~FFH 3: 80H~FFH
BS82D20CA	0, 1	768×8	0: 80H~FFH 1: 80H~FFH 2: 80H~FFH 3: 80H~FFH 4: 80H~FFH 5: 80H~FFH

**Data Memory Summary** 





Note: N=3 for BS82C16CA; N=5 for BS82D20CA.

Data Memory Structure

### **Data Memory Addressing**

For these devices that support the extended instructions, there is no Bank Pointer for Data Memory. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the extended instructions which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions can be up to 11 valid bits for these devices, the high byte indicates a sector and the low byte indicates a specific address.

#### **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programming for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

#### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

Rev. 1.30 September 29, 2024

ODH         MP2L           0EH         MP2H           0FH         RSTFC           10H         INTC0         PANS           11H         INTC1         PCNS           12H         INTC2         PDNS           13H         INTC3         PDNS           14H         PA         PA           15H         PAC         PAC           16H         PAPU         PTM0C0           17H         PAWU         PTM0C1           18H         SLEDC0         PTM0C1           1AH         PTM0DL         PTM0DL           1CH         PSC0R         PTM0AL           1CH         PSC0R         PTM0AL           1CH         PSC0R         PTM0AH           1CH         PSC0R         PTM0RPL           1FH         LVRC         PTM0RPL           1FH         LVPUC         PTM0RPH           20H         PB         PR           21H         PBC         PR           22H         IICO         PTM0RPH           23H         WDTC         PM           24H         IICO         PM           25H         IICC1         PM <th></th> <th>Sector 0</th> <th>Sector 1</th>		Sector 0	Sector 1
02H	00H		
03H MP1L PBS1 04H MP1H PCS0 05H ACC PCS1 06H PCL PDS0 07H TBLP 08H TBLH 09H TBHP 0AH STATUS 0BH 0CH IAR2 0DH MP2L 0EH MP2H 0FH RSTFC 10H INTC0 PANS 11H INTC1 PCNS 12H INTC2 PDNS 13H INTC3 14H PA 15H PAC 16H PAPU 17H PAWU 18H SLEDC0 PTM0C0 19H SLEDC1 PTM0DH 10H DFMOC1 1AH PAWU 15H PAC 16H PAPU 17H PAWU 18H SLEDC1 PTMODL 1CH PSCOR PTMOAL 1CH PSCOR PTMOAL 1CH PSCOR PTMOAL 1CH PSCOR PTMORPL 1FH LXTC PTMORPL 1FH LXTC PTMORPL 1FH LXTC PTMORPH 22H PBPU 23H WDTC 24H IICC0 25H IICC1 26H IICD 27H IICA 28H IICTOC 29H RSTC 24H USR SLCDC0 28H UCR1 SLCDS0 2CH UCR2 SLCDS1 2CH BRDL 30H UFCR 31H TXR RXR 31H TXR RXR 32H RXCNT 33H FSO 34H PCC 34H PCC 34H PCC 34H PCC 34H PCC 35H BRDL 30H JFCR 37H LVDC 37H L	01H	MP0	PAS1
04H MP1H PCS0 05H ACC PCS1 06H PCL PDS0 07H TBLP 08H TBLH 09H TBHP 0AH STATUS 0BH MP2L 0CH IAR2 0DH MP2L 0EH MP2H 0FH RSTFC 10H INTC0 PANS 11H INTC3 14H PA 15H PAC 16H PAPU 17H PAWU 18H SLEDC0 PTM0C0 19H SLEDC1 PTM0C1 1AH PTM0DL 1AH PTM0DL 1CH PSC0R PTM0AH 1CH PSC0R PTM0AH 1CH PSC0R PTM0AH 1EH LVPUC PTM0RPL 1FH LXTC PTM0RPL 1FH LXTC PTM0RPH 29H PBC 22H PBPU 23H WDTC 24H IICC0 29H RSTC 24H USR SLCDS0 22CH UCR2 SLCDS1 22CH UCR3 SLCDS2 2EH BRDH SLCDS3 34H TXR RXR 33H IFS0 34H PCC 34H PCC 34H RXCNT 33H IFS0 34H PCC 34H RXCNT 33H IFS0 34H PCC 34H RXCNT 33H IFS0 34H PCC 34H RXCNT 35H PCC 35H PCC 36H PCC 37H RXCNT 37H RYCNT 37H RYCNT 37H RXCNT 37H RXCNT 37H RXCNT 37H RXCNT 37H RYCNT 3	02H	IAR1	PBS0
05H ACC PCS1 06H PCL PDS0 07H TBLP 08H TBLH 09H TBHP 0AH STATUS 0BH 0CH IAR2 0DH MP2L 0EH MP2L 0FH RSTFC 10H INTC0 PANS 11H INTC1 PCNS 12H INTC2 PDNS 13H INTC3 14H PA 15H PAC 16H PAPU 17H PAWU 17H PAWU 18H SLEDC0 PTM0C0 19H SLEDC1 PTM0C1 1AH PBC 1CH PSCOR PTM0AL 1DH LVRC PTM0RPL 1FH LXTC PTM0RPH 1FH LXTC PTM0RPH 20H PB 21H PBC 22H PBPU 23H WDTC 24H IICC0 25H IICC1 26H IICD 27H IICA 28H USR SLCDS0 2CH UCR2 SLCDS1 2CH BRDH SLCDS3 2FH BRDL 30H JRCC 37H LVDC 37H LVDC 37H RXCNT 37H LVDC 37H LVDC 37H LVDC 37H RXCNT 37H LVDC 37H PC 37H PC 37H RXCNT 37H LVDC 37H RXCNT 37H LVDC 37H RXCNT 37H LVDC 37H PC 37H RXCNT 37H LVDC 37H RXCNT 37H LVDC 37H RXCNT 37H LVDC 37H LVDC 37H RXCNT 37H LVDC 37H RXCNT 37H LVDC 37H LVDC 37H RXCNT 37H LVDC 37H LVD	03H	MP1L	PBS1
06H PCL PDS0 07H TBLP 08H TBLH 09H TBHP 09H TBHP 00AH STATUS 0BH 0CH IAR2 0DH MP2L 0EH MP2H 0FH RSTFC 10H INTC0 PANS 11H INTC1 PCNS 12H INTC2 PDNS 13H INTC3 14H PA 15H PAC 16H PAPU 17H PAWU 18H SLEDC0 PTM0C0 19H SLEDC1 PTM0C1 1AH PTM0DL 1BH TB0C PTM0DH 1CH PSC0R PTM0AL 1DH LVRC PTM0AH 1EH LVPUC PTM0RPL 1FH LXTC PTM0RPH 20H PB 21H PBC 22H PBPU 23H WDTC 24H IICC0 25H IICC1 26H IICC1 27H IICA 28H IICTOC 29H RSTC 20H UCR3 SLCDS3 2EH BRDH SLCDS3 30H UFCR 31H TXR RXR 32H RXCNT 33H IFS0 34H PCC 35H PC 36H PC 36H PC 37H LVDC 38H HIRCC 39H RXCNT 31H TXR RXR 32H RXCNT 33H FS0 34H PCC 35H PC 36H PC 37H LVDC 38H HIRCC 39H PC 33H RXCNT 33H FS0 34H PCC 33H PCC 33H PCC 33H RXCNT 33H RXCNT 33H FS0 34H PCC 35H PC 36H PC 37H LVDC 38H HIRCC 39H PC 33H PCC 34H PCC 35H PC 35H PC 36H PC 37H LVDC 38H HIRCC 39H PC 33H PCC 34H PCC 35H PC 35H PC 36H PC 36H PC 37H LVDC 37H LVDC 38H HIRCC 39H PC 37H LVDC 38H HIRCC 39H PC 33CH MFI0 35CH MFID	04H	MP1H	PCS0
07H         TBLP           08H         TBLH           09H         TBHP           0AH         STATUS           0BH         0CH           0CH         IAR2           0DH         MP2L           0EH         MP2H           0FH         RSTFC           10H         INTC0         PANS           11H         INTC1         PCNS           12H         INTC2         PDNS           13H         INTC3         PDNS           14H         PA         PAC           16H         PAPU         PTMOC0           17H         PAWU         PTMOC0           19H         SLEDC0         PTMOC1           1AH         PTMODL         PTMODL           18H         SLEDC1         PTMODL           18H         TBOC         PTMODH           19H         SLEDC1         PTMODH           10H         LVRC         PTMOAH           10H         LVRC         PTMOAH           11H         LVRC         PTMORPH           12H         LVRC         PTMORPH           12H         LVRC         PTMORPH <td< td=""><td>05H</td><td>ACC</td><td>PCS1</td></td<>	05H	ACC	PCS1
08H         TBLH           09H         TBHP           0AH         STATUS           0BH         OCH           0CH         MP2L           0EH         MP2H           0FH         RSTFC           10H         INTC0         PANS           11H         INTC1         PCNS           12H         INTC2         PDNS           13H         INTC3         PMS           14H         PA         PMS           15H         PAC         PMS           16H         PAPU         PMOC0           17H         PAWU         PMOC1           18H         SLEDC0         PTMOC1           1AH         PTMODL         PMODL           18H         SLEDC1         PTMODH           1CH         PSCOR         PTMORH           1CH         PSCOR         PTMORH           1CH         PSCOR         PTMORH           1CH         PSCOR         PTMORPH           1CH         PSC         PTMORPH           1CH         PSC         PTMORPH           1CH         PSC         PTMORPH           1CH         PSC         PTM	06H	PCL	PDS0
09H         TBHP           0AH         STATUS           0BH         OCH           0CH         MP2L           0EH         MP2H           0FH         RSTFC           10H         INTC0         PANS           11H         INTC1         PCNS           12H         INTC2         PDNS           13H         INTC3         PMO           14H         PA         PAC           16H         PAPU         PTMOC0           17H         PAWU         PTMOC1           18H         SLEDC0         PTMOC1           1AH         PTMODL         PTMODL           1BH         TB0C         PTMODH           1CH         PSCOR         PTMOAL           1CH         PSCOR         PTMOAL           1CH         PSCOR         PTMOAL           1CH         PSCOR         PTMORPH           1CH         PSC         PTMORPH           1CH	07H	TBLP	
0AH	H80	TBLH	
0BH         0CH         IAR2           0DH         MP2L         0EH         MP2H           0FH         RSTFC         0FH         RSTFC           10H         INTC0         PANS           11H         INTC1         PCNS           12H         INTC2         PDNS           13H         INTC3         14H           14H         PA         15H           15H         PAC         16H           16H         PAPU         17H           17H         PAWU         18H           18H         SLEDC0         PTM0C0           19H         SLEDC1         PTM0C1           1AH         PTM0DL         14H           19H         SLEDC1         PTM0DH           10H         PSC0R         PTM0AH           10H         LVRC         PTM0AH           10H         LVRC         PTM0RPL           11H         LVPUC         PTM0RPL           12H         PBC         22H           23H         WDTC         22H           24H         IICC0         25H           25H         IICC1         26H           26H         IICC0 <td>09H</td> <td>TBHP</td> <td></td>	09H	TBHP	
0CH         IAR2           0DH         MP2L           0EH         MP2H           0FH         RSTFC           10H         INTC0         PANS           11H         INTC1         PCNS           12H         INTC2         PDNS           13H         INTC3         PDNS           13H         INTC3         PDNS           14H         PA         PDNS           15H         PAC         PDNS           16H         PAPU         PDNS           17H         PAWU         PMOC0           18H         SLEDC0         PTM0C0           19H         SLEDC1         PTM0C1           1AH         PTM0DL         PTM0DL           1BH         TB0C         PTM0DH           1CH         PSC0R         PTM0AL           1CH         PSC0R         PTM0RPL           1CH         LVTC         PTM0RPL	0AH	STATUS	
0DH         MP2H           0EH         MP2H           0FH         RSTFC           10H         INTC0         PANS           11H         INTC1         PCNS           12H         INTC2         PDNS           13H         INTC3         PDNS           14H         PA         PPNS           15H         PAC         PAC           16H         PAPU         PPMOC0           17H         PAWU         PPMOC0           19H         SLEDC1         PTMOC1           19H         SLEDC1         PTMOC1           19H         SLEDC1         PTMODL           19H         SLEDC1         PTMODL           19H         SLEDC1         PTMODL           19H         SLEDC1         PTMORPH           19H         SLEDC1         PTMORPH           19H         LVPC         PTMORPH           19H         PBC         PTMORPH           19H         PBC<	0BH		
0EH         MP2H           0FH         RSTFC           10H         INTC0         PANS           11H         INTC1         PCNS           12H         INTC2         PDNS           13H         INTC3         144           14H         PA         15H           15H         PAC         16H           16H         PAPU         17H           17H         PAWU         18H           18H         SLEDC0         PTM0C0           19H         SLEDC1         PTM0C1           1AH         PTM0DL         PTM0DL           19H         SLEDC1         PTM0DL           19H         SLEDC1         PTM0DL           19H         SLEDC1         PTM0AH           19H         LVPC         PTM0AH	0CH	IAR2	
OFH         RSTFC           10H         INTC0         PANS           11H         INTC1         PCNS           13H         INTC3         PDNS           14H         PA         PDNS           15H         PAC         PDNS           16H         PAPU         PDNS           17H         PAWU         PDNS           18H         SLEDC0         PTMOC0           19H         SLEDC1         PTMOC1           1AH         PTMODL         PTMODL           1BH         TBOC         PTMODH           1CH         PSCOR         PTMOAH           1CH         PSCOR         PTMOAH           1CH         PSCOR         PTMOAH           1CH         PSCOR         PTMOAH           1CH         PSCOR         PTMORPL           1FH         LVPC         PTMORPL           1FH         LVPC         PTMORPL           1FH         LVPC         PTMORPL <t< td=""><td>0DH</td><td>MP2L</td><td></td></t<>	0DH	MP2L	
10H         INTC0         PANS           11H         INTC1         PCNS           12H         INTC2         PDNS           13H         INTC3         PDNS           14H         PA         PAC           16H         PAPU         PMOC0           17H         PAWU         PMOC0           19H         SLEDC0         PTM0C1           1AH         PTM0DL         PTM0DL           1BH         TB0C         PTM0DH           1CH         PSC0R         PTM0AH           1CH         PSC0	0EH	MP2H	
11H         INTC1         PCNS           12H         INTC2         PDNS           13H         INTC3         PDNS           14H         PA         PAC           16H         PAPU         PMOC0           17H         PAWU         PMOC0           19H         SLEDC1         PTM0C1           1AH         PTM0DL         PTM0DL           1BH         TB0C         PTM0DH           1CH         PSCOR         PTM0AL           1CH         PSCOR         PTM0AL           1CH         PSCOR         PTM0AH           1CH         PSCOR	0FH	RSTFC	
12H	10H	INTC0	PANS
13H         INTC3           14H         PA           15H         PAC           16H         PAPU           17H         PAWU           18H         SLEDC0         PTM0C1           19H         SLEDC1         PTM0C1           1AH         PTM0DL         PTM0DL           1BH         TB0C         PTM0DH           1CH         PSC0R         PTM0AH           1CH         PSC0R         PTM0RPL           1FH         LVPUC         PTM0RPL           1FH         LXTC         PTM0RPH           20H         PB         21H           21H         PBC         22H           22H         PBPU         23H           24H         IICC0         25H           25H         IICC1         26H           26H         IICD         27H           27H         IICA         38H           28H         UCR1         SLCDS0           29H         RSTC         2AH           20H         UCR3         SLCDS1           20H         UCR3         SLCDS2           29H         BRDL         30H           30H	11H	INTC1	PCNS
14H         PAC           15H         PAC           16H         PAPU           17H         PAWU           18H         SLEDC0         PTM0C0           19H         SLEDC1         PTM0C1           1AH         PTM0DL         PTM0DL           1BH         TB0C         PTM0DH           1CH         PSC0R         PTM0AL           1DH         LVRC         PTM0RPL           1EH         LVPUC         PTM0RPH           1FH         LXTC         PTM0RPH           20H         PB         PB           21H         PBC         PMORPH           22H         PBPU         PMORPH           23H         WDTC         PMORPH           24H         IICC0         PTM0RPH           25H         IICC1         PMORPH           26H         IICC0         PTM0RPH           27H         IICA         PMORPH           28H         IICC0         PTM0RPH           29H         RSTC         PMORPH           20H         USR         SLCDC0           29H         RSTC         SLCDS0           29H         RSTC         SLCD	12H	INTC2	PDNS
15H PAC 16H PAPU 17H PAWU 18H SLEDC0 PTM0C0 19H SLEDC1 PTM0C1 1AH PTM0DL 1BH TB0C PTM0DH 1CH PSC0R PTM0AL 1DH LVRC PTM0AH 1EH LVPUC PTM0RPL 1FH LXTC PTM0RPH 20H PB 21H PBC 22H PBPU 23H WDTC 24H IICC0 25H IICC1 26H IICD 27H IICA 28H UCR1 SLCDS0 29H RSTC 24H USR SLCDS0 20H UCR2 SLCDS1 20H UCR3 SLCDS2 2EH BRDH SLCDS3 2FH BRDL 30H UFCR 31H TXR_RXR 32H RXCNT 33H IFS0 34H 35H 36H SCC 37H LVDC 38H PCC 38H PCC 38H PCPU 30H PC 30H PC 30H PC 31H FS0 31H TXR_RXR 31H TXR_RXR 32H RXCNT 33H PCC	13H	INTC3	
16H         PAPU           17H         PAWU           18H         SLEDC0         PTM0C0           19H         SLEDC1         PTM0C1           1AH         PTM0DL         PTM0DL           1BH         TB0C         PTM0DH           1CH         PSC0R         PTM0AL           1DH         LVRC         PTM0RPL           1EH         LVPUC         PTM0RPH           20H         PB         PB           21H         PBC         PTM0RPH           22H         PBPU         PTM0RPH           23H         WDTC         PTM0RPH           24H         IICC0         PTM0RPH           25H         IICC1         PTM0RPH           26H         IICC0         PTM0RPH           27H         IICC0         PTM0RPH           28H         IICC1         PTM0RPH           28H         IICC0         PTM0RPH           29H         RSTC         PX           24H         IICC0         PTM0RPH           29H         RSTC         PX           20H         UCR1         SLCDS0           20H         UCR2         SLCDS1	14H	PA	
17H         PAWU           18H         SLEDC0         PTM0C0           19H         SLEDC1         PTM0C1           1AH         PTM0DL         PTM0DL           1BH         TB0C         PTM0DH           1CH         PSC0R         PTM0AH           1DH         LVRC         PTM0RPL           1DH         LVPUC         PTM0RPH           1EH         LXTC         PTM0RPH           20H         PB         PB           21H         PBC         PFM0RPH           22H         PBPU         PM0RPH           23H         WDTC         WDTC           24H         IICO         PTM0RPH           25H         IICO         PTM0RPH           26H         IICO         PTM0RPH           27H         IICO         PTM0RPH           28H         IICC0         PTM0RPH           29H         RSTC         PRDU           28H         IICC0         PTM0RPH           29H         RSTC         PRDU           28H         IICC0         PLVDC           28H         UCR1         SLCDS0           29H         RSTC         PRDU	15H		
18H         SLEDC0         PTM0C0           19H         SLEDC1         PTM0C1           1AH         PTM0DL         PTM0DL           1BH         TB0C         PTM0DH           1CH         PSCOR         PTM0AL           1DH         LVRC         PTM0AH           1DH         LVRC         PTM0RPL           1EH         LVPUC         PTM0RPH           20H         PB         PB           21H         PBC         PFM0RPH           22H         PBPU         PM0RPH           23H         WDTC         PM0RPH           24H         IICO         PTM0RPH           25H         IICO         PTM0RPH           26H         IICO         PTM0RPH           27H         IICO         PTM0RPH           28H         IICO         PTM0RPH           29H         RSTC         SLCDC0           29H         RSTC	16H	PAPU	
19H         SLEDC1         PTM0C1           1AH         PTM0DL           1BH         TB0C         PTM0DH           1CH         PSC0R         PTM0AL           1DH         LVRC         PTM0AH           1DH         LVRC         PTM0RPL           1EH         LVPUC         PTM0RPH           1FH         LXTC         PTM0RPH           20H         PB         PB           21H         PBC         PBPU           23H         WDTC         WDTC           24H         IICO         PTM0RPH           25H         IICC1         PTM0RPH           26H         IICC0         PTM0RPH           27H         IICC0         PTM0RPH           28H         IICC1         PTM0RPH           28H         IICC0         PTM0RPH           29H         RSTC         PR0           24H         IICC0         PR0           28H         IICC1         PR0           29H         RSTC         SLCDC0           29H         RSTC         SLCDS0           20H         UCR3         SLCDS0           22H         BRDH         SLCDS3	17H	PAWU	
1AH         PTMODL           1BH         TB0C         PTM0DH           1CH         PSCOR         PTM0AL           1DH         LVRC         PTM0AH           1EH         LVPUC         PTM0RPL           1FH         LXTC         PTM0RPH           20H         PB         PB           21H         PBC         PBPU           23H         WDTC         WDTC           24H         IICC0         IICD           25H         IICC1         26H           26H         IICD         27H           27H         IICA         SLCDC0           29H         RSTC         SLCDS0           20H         UCR1         SLCDS0           20H         UCR2         SLCDS1           20H         UCR3         SLCDS2           22H         BRDL         SLCDS3           25H         BRDL         SLCDS3           26H         BRDL         SLCDS3           31H         TXR_RXR         32H           32H         RXCNT         33H           34H         35H         36H           36H         SCC           37H         LVDC	18H	SLEDC0	PTM0C0
1BH         TB0C         PTM0DH           1CH         PSC0R         PTM0AL           1DH         LVRC         PTM0AH           1EH         LVPUC         PTM0RPL           1FH         LXTC         PTM0RPH           20H         PB         21H           20H         PB         22H           21H         PBC         22H           22H         PBPU         23H           23H         WDTC         24H           24H         IICO         25H           25H         IICO         27H           26H         IICO         27H           28H         IICOC         29H           28H         IICOC         29H           28H         UCR1         SLCDS0           20H         UCR2         SLCDS1           20H         UCR3         SLCDS2           22H         BRDH         SLCDS3           25H         BRDL         30H           30H         TXR_RXR           32H         RXCNT           33H         IFS0           34H         35H           36H         SCC           37H         LV	19H	SLEDC1	PTM0C1
1CH	1AH		PTM0DL
1DH	1BH		PTM0DH
1EH         LVPUC         PTM0RPL           1FH         LXTC         PTM0RPH           20H         PB         21H           21H         PBC         22H           22H         PBPU         23H           23H         WDTC         24H           24H         IICC0         25H           25H         IICA         28H           28H         IICTOC         29H           29H         RSTC         24H         USR           20H         UCR1         SLCDS0           20H         UCR2         SLCDS1           20H         UCR3         SLCDS2           22H         BRDH         SLCDS3           25H         BRDL         30H           30H         UFCR         31H         TXR_RXR           32H         RXCNT         33H         35H           36H         SCC         37H         LVDC           38H         HIRCC         39H         PC           3AH         PCC         38H         PCPU           3CH         MFI0         3DH           3EH         PD         PD	1CH	PSC0R	
1FH         LXTC         PTM0RPH           20H         PB           21H         PBC           22H         PBPU           23H         WDTC           24H         IICO           25H         IICC1           26H         IICD           27H         IICA           28H         IICTOC           29H         RSTC           2AH         USR         SLCDC0           2BH         UCR1         SLCDS0           2CH         UCR2         SLCDS1           2DH         UCR3         SLCDS2           2EH         BRDH         SLCDS3           2FH         BRDL         30H           30H         UFCR         31H           31H         TXR_RXR         32H           32H         RXCNT         33H           35H         36H         SCC           37H         LVDC         38H           38H         PC         34H           36H         PC         34H           36H         PC         34H           36H         PC         34H           37H         MFIO         30H	1DH	LVRC	PTM0AH
20H PB 21H PBC 22H PBPU 23H WDTC 24H IICO 25H IICC1 26H IICD 27H IICA 28H IICTOC 29H RSTC 24H USR SLCDC0 29H RSTC 24H USR SLCDS0 20H UCR1 SLCDS1 20H UCR2 SLCDS1 20H UCR3 SLCDS2 20H UCR3 SLCDS2 20H BRDH SLCDS3 2FH BRDL 30H UFCR 31H TXR_RXR 32H RXCNT 33H IFS0 34H SCC 37H LVDC 38H HIRCC 39H PC 3AH PCC 3AH PCC 3BH PCPU 3CH MFI0 3DH 3CH MFI0 3DH 3CH MFI0 3DH 3CH MFI0 3DH 3CH MBDU 3CH MFI0 3DH 3CH MFI0 3DH 3CH MBDU 3CH MBDU 3CH MBDU 3CH MFI0 3DH 3CH MBDU 3CH	1EH	LVPUC	PTM0RPL
21H	1FH	LXTC	PTM0RPH
22H PBPU 23H WDTC 24H IICC0 25H IICC1 26H IICD 27H IICA 28H IICTOC 29H RSTC 2AH USR SLCDC0 2BH UCR1 SLCDS0 2CH UCR2 SLCDS1 2DH UCR3 SLCDS2 2EH BRDH SLCDS3 30H UFCR 30H UFCR 31H TXR_RXR 32H RXCNT 33H FS0 34H 35H 36H SCC 37H LVDC 38H PCC 38H PCPU 3CH MFI0 3DH 3CH MICC	20H	PB	
23H	21H	PBC	
24H	22H	PBPU	
25H	23H	WDTC	
26H	24H	IICC0	
27H         IICA           28H         IICTOC           29H         RSTC           2AH         USR         SLCDC0           2BH         UCR1         SLCDS0           2CH         UCR2         SLCDS1           2DH         UCR3         SLCDS2           2EH         BRDH         SLCDS3           2FH         BRDL         30H           30H         UFCR         31H           31H         TXR_RXR         32H           32H         RXCNT         33H           35H         SCC         37H           37H         LVDC         38H           38H         PC         3AH           38H         PCPU         3CH           30H         MFI0         3DH           3EH         PD         PD	25H	IICC1	
28H	26H	IICD	
29H RSTC 2AH USR SLCDC0 2BH UCR1 SLCDS0 2CH UCR2 SLCDS1 2DH UCR3 SLCDS2 2EH BRDH SLCDS3 30H UFCR 31H TXR_RXR 32H RxCNT 33H IFS0 34H 35H SCC 37H LVDC 38H HIRCC 39H PC 33H PCC 33H PCPU 3CH MFI0 3DH 3EH PD	27H		
2AH         USR         SLCDC0           2BH         UCR1         SLCDS0           2CH         UCR2         SLCDS1           2DH         UCR3         SLCDS2           2EH         BRDH         SLCDS3           2FH         BRDL         30H           30H         UFCR         31H           31H         TXR_RXR         32H           32H         RXCNT         33H           35H         SCC         37H           37H         LVDC         38H           39H         PC         3AH           3AH         PCC         3BH           3CH         MFI0         3DH           3BH         PD         PD	28H	IICTOC	
2BH UCR1 SLCDS0 2CH UCR2 SLCDS1 2DH UCR3 SLCDS2 2EH BRDH SLCDS3 30H UFCR 31H TXR_RXR 32H RXCNT 33H IFS0 34H 35H 36H SCC 37H LVDC 38H HIRCC 39H PC 38H PCC 38H PCPU 3CH MFI0 3DH 3EH PD	29H		
2CH	2AH	USR	SLCDC0
2DH		UCR1	
2EH BRDH SLCDS3 2FH BRDL 30H UFCR 31H TXR_RXR 32H RXCNT 33H IFSO 34H 35H 36H SCC 37H LVDC 38H HIRCC 39H PC 3AH PCC 3AH PCC 3AH PCC 3CH MFIO 3DH 3CH MFIO 3DH 3EH PD	2CH		
2FH BRDL 30H UFCR 31H TXR_RXR 32H RXCNT 33H IFSO 34H 35H 36H SCC 37H LVDC 38H HIRCC 39H PC 3AH PCC 3AH PCC 3AH PCC 3CH MFIO 3DH 3CH MFIO 3DH 3EH PD	2DH		
30H			SLCDS3
31H			
32H			
33H IFSO 34H 35H 36H SCC 37H LVDC 38H HIRCC 39H PC 3AH PCC 3BH PCPU 3CH MFIO 3DH 3EH PD			
34H 35H 36H SCC 37H LVDC 38H HIRCC 39H PC 38H PCC 38H PCC 3BH PCPU 3CH MFI0 3DH 3EH PD			
35H 36H SCC 37H LVDC 38H HIRCC 39H PC 3AH PCC 3BH PCPU 3CH MFI0 3DH 3CH MFI0 3DH 3EH PD		IFS0	
36H SCC 37H LVDC 38H HIRCC 39H PC 3AH PCC 3BH PCPU 3CH MFI0 3DH 3EH PD			
37H			
38H HIRCC 39H PC 3AH PCC 3BH PCPU 3CH MFI0 3DH 3EH PD			
39H PC 3AH PCC 3BH PCPU 3CH MFI0 3DH 3EH PD			
3AH PCC 3BH PCPU 3CH MFI0 3DH 3EH PD			
3BH PCPU 3CH MFI0 3DH 3EH PD			
3CH MFI0 3DH 3EH PD			
3DH PD			
3EH PD		MFI0	
3FH PDC			
	3FH	PDC	

## AUTHOR   PDPU   EEC   ## EEAL   ## EEAL   ## EEAL   ## EEAH   ## EED   ## TKTMR   ## TKC0   ## TK16DL   ## TK16DL   ## TKM016DL   ## TKM116DL   ## TKM16DL   ## TK		Sector 0	Sector 1
41H	40H		
## SED ##		EEAL	
44H	42H	EEAH	
45H 46H 47H TK16DL 47H TK16DH 48H TKC1 49H TKM016DL 4AH TKM016DH 4BH TKM0ROL 4CH TKM0ROH 4DH TKM0C0 4EH TKM16DH 50H 51H TKM116DH 51H TKM116DH 53H TKM116DH 53H TKM116DH 55H TKM116DL 56H TKM116DL 56H TKM216DL 56H TKM216DL 56H TKM216DL 56H TKM216DL 56H TKM216DL 56H TKM200 5AH TKM200 5AH TKM201 5BH TKM316DL 5CH TKM316DH 5CH TKM316DH 5CH TKM316DH 5CH TKM316DH 5CH TKM316DH 6CH CTM0C1 6BH 6CH 6CH 6CH 6CH 6CH 6CH CTM0DH 6CH CTM0DH 6CH CTM0DH 6CH CTM1C1 71H CTM1DH 72H 73H 74H 75H 76H 76H 76H 76H 76H 76H 76H 76H 76H 76	43H	EED	
46H 47H 48H TKC1 49H TKM016DL 4AH TKM016DL 4AH TKM016DH 4BH TKM0ROL 4CH 4DH TKM0C0 4EH TKM0C1 4FH TKM116DH 50H 51H TKM116DH 51H TKM116DH 53H TKM1C0 54H TKM1C1 55H TKM1C0 54H TKM216DH 57H TKM216DH 57H TKM216DH 57H TKM216DH 57H TKM20L 58H TKM216DH 57H TKM200 5AH TKM200 5AH TKM316DH 5CH TKM316DH 5CH TKM316DH 5CH TKM316DH 6CH 6CH 6CH 6CH 6CH 6CH 6CH 6CH 6CH 6C	44H	TKTMR	
47H         TK16DH           48H         TKC1           49H         TKM016DL           4AH         TKM016DH           4BH         TKM0ROH           4CH         TKM0ROH           4DH         TKM0C0           4EH         TKM16DL           50H         TKM116DH           51H         TKM1ROH           53H         TKM1C0           54H         TKM216DL           56H         TKM216DL           56H         TKM216DL           56H         TKM220L           58H         TKM2ROL           58H         TKM2ROL           58H         TKM316DL           5CH         TKM316DL           5CH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3CO           60H         TKM3CO           60H         TKM3CO           60H         TKM3CO           60H         TKM3CO           60H         CTM0CO           6AH         CTM0CO           6AH         CTM0DH           6CH         CTM1CO           70H	45H		
48H         TKC1           49H         TKM016DL           4AH         TKM016DH           4BH         TKM0ROL           4CH         TKM0ROH           4DH         TKM0C0           4EH         TKM0C1           4FH         TKM116DL           50H         TKM116DL           51H         TKM1ROH           52H         TKM1C0           54H         TKM1C1           55H         TKM216DL           56H         TKM216DL           58H         TKM2ROL           58H         TKM2C0           5AH         TKM2C0           5AH         TKM316DL           5CH         TKM316DL           5CH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3C0           60H         TKM3C0           60H         TKM3C1           61H         62H           63H         GRMC           69H         CTM0C0           6AH         CTM0DL           6CH         CTM0DL           6CH         CTM1C1           71H         CT			
49H         TKM016DL           4AH         TKM076DH           4BH         TKM0ROL           4CH         TKM0C0           4EH         TKM0C1           4FH         TKM116DL           50H         TKM116DH           51H         TKM1ROH           53H         TKM1C0           54H         TKM1C1           55H         TKM216DL           56H         TKM216DL           56H         TKM2ROL           58H         TKM2ROH           59H         TKM316DL           5CH         TKM316DL           5CH         TKM370DL           5EH         TKM3ROH           5FH         TKM3C0           60H         TKM3C1           61H         62H           63H         64H           65H         CTM0C1           68H         ORMC           69H         CTM0DL           6CH         CTM0DL           6CH         CTM0DL           6CH         CTM1C0           70H         CTM1C1           71H         CTM1DL           72H         CTM1AL           74H         CTM			
4AH         TKM016DH           4BH         TKM0ROL           4CH         TKM0ROH           4DH         TKM0C0           4EH         TKM0C1           4FH         TKM16DL           50H         TKM116DH           51H         TKM1ROH           53H         TKM1C0           54H         TKM1C1           55H         TKM216DL           56H         TKM2ROL           58H         TKM2ROH           59H         TKM2C0           5AH         TKM316DL           5CH         TKM316DL           5CH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3C0           60H         TKM3C1           61H         62H           63H         64H           65H         CTM0C0           6AH         CTM0C1           6BH         CTM0C1           6BH         CTM0AL           6EH         CTM0AL           6EH         CTM1C1           71H         CTM1DH           73H         CTM1AL           74H         CTM1A			
4BH         TKM0ROL           4CH         TKM0ROH           4DH         TKM0C0           4EH         TKM0C1           4FH         TKM16DL           50H         TKM16DH           51H         TKM1ROL           52H         TKM1ROH           53H         TKM1C0           54H         TKM1C1           55H         TKM216DL           56H         TKM216DH           57H         TKM2ROL           58H         TKM2ROL           58H         TKM316DH           50H         TKM316DH           50H         TKM3ROL           5EH         TKM3ROL           5EH         TKM3C0           60H         TKM3C1           61H         62H           63H         GH           64H         CTM0C0           6AH         CTM0C1           6BH         CTM0DH           6CH         CTM0AH           6EH         CTM0AH           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DH           73H         CTM1AL           74H         CTM1AH<			
4CH         TKM0C0           4EH         TKM0C1           4FH         TKM116DL           50H         TKM116DH           51H         TKM1ROH           52H         TKM1ROH           53H         TKM1C0           54H         TKM1C1           55H         TKM216DL           56H         TKM216DH           57H         TKM2ROL           58H         TKM2C0           58H         TKM316DL           5CH         TKM316DH           5DH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3C1           61H         62H           63H         GH           64H         CTM0C0           6AH         CTM0C1           6BH         CTM0DH           6CH         CTM0AH           6FH         CTM0AH           6FH         CTM1C0           70H         CTM1C1           71H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         TKM1AH           75H         TKM1AH<			
4DH         TKM0C0           4EH         TKM0C1           4FH         TKM116DL           50H         TKM116DH           51H         TKM1ROH           53H         TKM1C0           54H         TKM1C1           55H         TKM216DL           56H         TKM216DH           57H         TKM2ROL           58H         TKM2C0           5AH         TKM316DL           5CH         TKM316DH           5DH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3C0           60H         TKM3C1           61H         62H           63H         64H           65H         CTM0C0           6AH         CTM0C1           6BH         CTM0DL           6CH         CTM0AL           6EH         CTM0AL           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         CTM1AH           75H         CTM1AH           70H         CTM1AH </td <td></td> <td></td> <td></td>			
4EH         TKM0C1           4FH         TKM116DL           50H         TKM116DH           51H         TKM1ROL           52H         TKM1C0           53H         TKM1C1           55H         TKM216DL           56H         TKM216DH           57H         TKM2ROL           58H         TKM2ROH           59H         TKM3C0           5AH         TKM316DH           5CH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3C0           60H         TKM3C1           61H         62H           63H         66H           67H         68H           68H         ORMC           69H         CTM0C1           6BH         CTM0C1           6CH         CTM0DL           6CH         CTM0AL           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         CTM1AH           75H         CTM1AH			
4FH         TKM116DL           50H         TKM116DH           51H         TKM1ROL           52H         TKM1ROL           53H         TKM1C0           54H         TKM1C1           55H         TKM216DL           56H         TKM216DH           57H         TKM2ROL           58H         TKM2C0           5AH         TKM2C1           5BH         TKM316DL           5CH         TKM3ROL           5EH         TKM3ROL           5EH         TKM3C0           60H         TKM3C1           61H         62H           63H         64H           65H         G6H           67H         C7M0C1           68H         ORMC           69H         C7M0C1           6BH         C7M0C1           6CH         C7M0AL           6EH         C7M0AL           6EH         C7M1C0           70H         C7M1C1           71H         C7M1DH           72H         C7M1AL           74H         C7M1AH           75H         C7M1AH           7H         C7M1AH			
50H         TKM116DH           51H         TKM1ROL           52H         TKM1ROH           53H         TKM1CO           54H         TKM1C1           55H         TKM216DL           56H         TKM216DH           57H         TKM2ROL           58H         TKM2ROH           59H         TKM2C0           5AH         TKM3CD           5BH         TKM316DL           5CH         TKM3ROH           5EH         TKM3ROH           5EH         TKM3C0           60H         TKM3C1           61H         62H           63H         GAH           64H         GAH           65H         GAH           66H         CTM0C1           68H         CTM0C1           6BH         CTM0AH           6CH         CTM0AH           6FH         CTM1C0           70H         CTM1C1           71H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         CTM1AH           75H         CTM1AH           70H         INTEG     <			
51H         TKM1ROL           52H         TKM1ROH           53H         TKM1C0           54H         TKM1C1           55H         TKM216DL           56H         TKM216DH           57H         TKM2ROH           59H         TKM2C0           5AH         TKM2C1           5BH         TKM316DL           5CH         TKM3ROH           5EH         TKM3ROH           5FH         TKM3C0           60H         TKM3C1           61H         62H           63H         64H           65H         66H           67H         CTM0C0           6AH         CTM0C1           6BH         CTM0DL           6CH         CTM0AH           6FH         CTM1C0           70H         CTM1C1           71H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         76H           76H         77H           78H         77H           78H         79H           7AH         77H           78H         77H			
52H         TKM1ROH           53H         TKM1C0           54H         TKM1C1           55H         TKM216DL           56H         TKM216DH           57H         TKM2ROH           58H         TKM2C0           5AH         TKM2C1           5BH         TKM316DL           5CH         TKM316DH           5DH         TKM3ROH           5FH         TKM3ROH           5FH         TKM3C1           61H         62H           63H         GH           64H         CTM0C0           6AH         CTM0C1           6BH         CTM0DL           6CH         CTM0AL           6EH         CTM0AL           6EH         CTM0AL           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DL           72H         CTM1AL           74H         CTM1AL           74H         CTM1AH           75H         TH           76H         TH           78H         TH           79H         TH           78H         TH			
53H         TKM1C0           54H         TKM1C1           55H         TKM216DL           56H         TKM216DH           57H         TKM2ROL           58H         TKM2C0           5AH         TKM2C1           5BH         TKM316DL           5CH         TKM316DH           5DH         TKM3ROL           5EH         TKM3C0           60H         TKM3C1           61H         62H           63H         64H           65H         66H           67H         68H           68H         CTM0C1           68H         CTM0C1           68H         CTM0DH           6CH         CTM0AH           6FH         CTM0AH           6FH         CTM1C0           70H         CTM1C1           71H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         76H           76H         77H           70H         INTEG           72H         INTEG           72H         INTEG			
54H         TKM1C1           55H         TKM216DL           56H         TKM216DH           57H         TKM2ROL           58H         TKM2CO           5AH         TKM2C1           5BH         TKM316DL           5CH         TKM316DH           5DH         TKM3ROL           5EH         TKM3CO           60H         TKM3C1           61H         62H           63H         64H           65H         66H           67H         68H           69H         CTM0C0           6AH         CTM0DL           6CH         CTM0AL           6EH         CTM0AL           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DL           72H         CTM1AL           74H         CTM1AH           75H         CTM1AH           75H         CTM1AH           70H         INTEG           72H         INTEG           72H         PSC1R			
55H         TKM216DL           56H         TKM216DH           57H         TKM2ROL           58H         TKM2ROH           59H         TKM2C0           5AH         TKM316DL           5CH         TKM316DH           5CH         TKM3ROL           5EH         TKM3ROH           5FH         TKM3C0           60H         TKM3C1           61H         62H           63H         64H           65H         66H           67H         CTM0C0           6AH         CTM0DL           6CH         CTM0DL           6CH         CTM0AL           6EH         CTM0AL           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         76H           76H         77H           78H         77H           78H         79H           7AH         77H           7BH         7CH           7CH         INTEG           7EH         PSC1R			
56H         TKM216DH           57H         TKM2ROL           58H         TKM2ROH           59H         TKM2CO           5AH         TKM2C1           5BH         TKM316DL           5CH         TKM316DH           5DH         TKM3ROL           5EH         TKM3CO           60H         TKM3C1           61H         62H           63H         66H           67H         68H           68H         ORMC           69H         CTM0C1           6BH         CTM0C1           6CH         CTM0AL           6CH         CTM0AL           6CH         CTM1C0           70H         CTM1C1           71H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         CTM1AH           75H         TH           70H         INTEG           7EH         PSC1R			
58H         TKM2ROH           59H         TKM2C0           5AH         TKM2C1           5BH         TKM316DL           5CH         TKM3ROL           5EH         TKM3ROL           5FH         TKM3C0           60H         TKM3C1           61H         62H           63H         64H           65H         66H           67H         CTM0C0           6AH         CTM0C1           6BH         CTM0DL           6CH         CTM0AH           6EH         CTM1C0           70H         CTM1C1           71H         CTM1C1           71H         CTM1DL           72H         CTM1AL           74H         CTM1AH           75H         76H           70H         INTEG           7EH         PSC1R		TKM216DH	
59H         TKM2C0           5AH         TKM316DL           5CH         TKM316DH           5DH         TKM3ROH           5EH         TKM3ROH           5FH         TKM3C0           60H         TKM3C1           61H         62H           63H         64H           65H         66H           67H         CTM0C0           6AH         CTM0C1           6BH         CTM0DL           6CH         CTM0AH           6FH         CTM1C0           70H         CTM1C1           71H         CTM1DL           72H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         76H           70H         INTEG           7EH         PSC1R	57H	TKM2ROL	
5AH         TKM2C1           5BH         TKM316DL           5CH         TKM316DH           5DH         TKM3ROL           5EH         TKM3CO           60H         TKM3C1           61H         62H           63H         64H           65H         66H           67H         0RMC           69H         CTM0C0           6AH         CTM0DL           6CH         CTM0DH           6DH         CTM0AL           6EH         CTM0AL           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DL           72H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         76H           70H         INTEG           7EH         PSC1R	58H	TKM2ROH	
5BH         TKM316DL           5CH         TKM316DH           5DH         TKM3ROL           5EH         TKM3CO           60H         TKM3C1           61H         62H           63H         64H           65H         66H           67H         68H           69H         CTM0C0           6AH         CTM0DL           6CH         CTM0DH           6DH         CTM0AL           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DL           72H         CTM1AL           74H         CTM1AH           75H         76H           77H         78H           79H         7AH           7BH         7CH           7BH         7CH           7BH         7CH           7BH         7CH           7BH         PSC1R	59H		
5CH         TKM316DH           5DH         TKM3ROL           5EH         TKM3ROH           5FH         TKM3C0           60H         TKM3C1           61H         62H           62H         63H           64H         65H           66H         67H           68H         ORMC           69H         CTM0C0           6AH         CTM0DL           6CH         CTM0DH           6DH         CTM0AL           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DL           72H         CTM1AL           74H         CTM1AL           75H         76H           77H         78H           79H         7AH           7BH         7CH           7DH         INTEG           7EH         PSC1R	5AH		
5DH         TKM3ROL           5EH         TKM3ROH           5FH         TKM3C0           60H         TKM3C1           61H         62H           63H         65H           66H         67H           68H         ORMC           69H         CTM0C0           6AH         CTM0DL           6CH         CTM0DH           6DH         CTM0AL           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DL           72H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         76H           77H         78H           78H         7CH           7BH         7CH           7BH         7CH           7BH         7CH           7BH         7CH           7BH         7CH           7BH         PSC1R	5BH		
5EH         TKM3ROH           5FH         TKM3C0           60H         TKM3C1           61H         62H           63H         64H           65H         66H           67H         68H           68H         CTM0C0           6AH         CTM0DL           6CH         CTM0DH           6DH         CTM0AL           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DL           72H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         76H           77H         78H           78H         7CH           7BH         7CH           7DH         INTEG           7EH         PSC1R			
5FH         TKM3C0           60H         TKM3C1           61H         62H           63H         64H           65H         66H           67H         68H           68H         CTM0C0           6AH         CTM0DL           6CH         CTM0DH           6DH         CTM0AL           6EH         CTM1C0           70H         CTM1C1           71H         CTM1DL           72H         CTM1DH           73H         CTM1AL           74H         CTM1AH           75H         76H           77H         78H           79H         7AH           7BH         7CH           7DH         INTEG           7EH         PSC1R			
60H			
61H 62H 63H 64H 65H 66H 67H 68H			
62H 63H 64H 65H 66H 67H 68H		TKM3C1	
63H 64H 65H 66H 67H 68H			
64H 65H 66H 67H 68H ORMC 69H CTM0C0 6AH CTM0C1 6BH CTM0DL 6CH CTM0DH 6DH CTM0AL 6EH CTM0AL 6EH CTM1C0 70H CTM1C1 71H CTM1DL 72H CTM1DL 73H CTM1AL 74H CTM1AH 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH INTEG 7EH INTEG			
65H 66H 67H 68H ORMC 69H CTM0C0 6AH CTM0C1 6BH CTM0DL 6CH CTM0DH 6DH CTM0AL 6EH CTM0AH 6FH CTM1C0 70H CTM1C1 71H CTM1DL 72H CTM1DH 73H CTM1AL 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH INTEG 7EH INTEG 7EH INTEG			
66H 67H 68H ORMC 69H CTM0C0 6AH CTM0C1 6BH CTM0DL 6CH CTM0DH 6DH CTM0AH 6FH CTM1C0 70H CTM1C1 71H CTM1DL 72H CTM1DH 73H CTM1AL 74H CTM1AL 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH INTEG 7EH PSC1R			
67H 68H ORMC 69H CTM0C0 6AH CTM0C1 6BH CTM0DL 6CH CTM0DH 6DH CTM0AH 6FH CTM1C0 70H CTM1C1 71H CTM1DL 72H CTM1DL 73H CTM1AL 74H CTM1AH 75H 76H 77H 78H 79H 7AH 77H 78H 79H 7CH 7DH INTEG 7EH PSC1R			
68H ORMC 69H CTM0C0 6AH CTM0C1 6BH CTM0DL 6CH CTM0DH 6DH CTM0AH 6EH CTM0AH 6FH CTM1C0 70H CTM1C1 71H CTM1DL 72H CTM1DH 73H CTM1AL 74H CTM1AH 75H 76H 77H 78H 79H 7AH 79H 7AH 7CH 7DH INTEG 7EH PSC1R			
69H		ORMC	
6BH			
6CH	6AH	CTM0C1	
6DH	6BH	CTM0DL	
6EH	6CH	CTM0DH	
6FH	6DH		
70H			
71H			
72H			
73H			
74H CTM1AH 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH INTEG 7EH PSC1R			
75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH INTEG 7EH PSC1R			
76H 77H 78H 79H 7AH 7CH 7CH 7DH INTEG 7EH PSC1R		CIMTAH	
77H			
78H 79H 7AH 7BH 7CH 7DH INTEG 7EH PSC1R			
79H 7AH 7BH 7CH 7DH INTEG 7EH PSC1R			
7AH 7BH 7CH 7DH INTEG 7EH PSC1R			
7BH 7CH 7CH 7DH 7CH 9SC1R			
7DH INTEG 7EH PSC1R			
7EH PSC1R	7CH		
7FH TB1C			
	7FH	TB1C	

: Unused, read as 00H

Special Purpose Data Memory - BS82C16CA

Rev. 1.30 September 29, 2024



Sector 1 EEC

	Sector 0	Sector 1		Sector 0
00H	IAR0	PAS0	40H	PDPU
01H	MP0	PAS1	41H	EEAL
02H	IAR1	PBS0	42H	EEAH
03H	MP1L	PBS1	43H	EED
04H	MP1H	PCS0	44H	TKTMR
05H	ACC	PCS1	45H	TKC0
06H	PCL	PDS0	46H	TK16DL
07H	TBLP		47H	TK16DH
08H	TBLH	PES0	48H	TKC1
09H	TBHP	PES1	49H	TKM016DL
0AH	STATUS	PFS0	4AH	TKM016DH
0BH		PFS1	4BH	TKM0ROL
0CH	IAR2		4CH	TKM0ROH
0DH	MP2L		4DH	TKM0C0
0EH	MP2H		4EH	TKM0C1
0FH	RSTFC		4FH	TKM116DL
10H	INTC0	PANS	50H	TKM116DH
11H	INTC1	PCNS	51H	TKM1ROL
12H	INTC2	PDNS	52H	TKM1ROH
13H	INTC3	PENS	53H	TKM1C0
14H	PA	PFNS	54H	TKM1C1
15H	PAC		55H	TKM216DL
16H	PAPU		56H	TKM216DH
17H	PAWU		57H	TKM2ROL
18H	SLEDC0	PTM0C0	58H	TKM2ROH
19H	SLEDC1	PTM0C1	59H	TKM2C0
1AH	SLEDC2	PTM0DL	5AH	TKM2C1
1BH	TB0C	PTM0DH	5BH	TKM316DL
1CH	PSC0R	PTM0AL	5CH	TKM316DH
1DH	LVRC	PTM0AH	5DH	TKM3ROL
1EH	LVPUC	PTM0RPL	5EH	TKM3ROH
1FH	LXTC	PTM0RPH	5FH	TKM3C0
20H	PB	PTM1C0	60H	TKM3C1
21H	PBC	PTM1C1	61H	TKM416DL
22H	PBPU	PTM1DL	62H	TKM416DH
23H	WDTC	PTM1DH	63H	TKM4ROL
24H	IICC0	PTM1AL	64H	TKM4ROH
25H	IICC1	PTM1AH	65H	TKM4C0
26H	IICD	PTM1RPL	66H	TKM4C1
27H	IICA	PTM1RPH	67H	08140
28H	IICTOC		68H	ORMC
29H	RSTC	01.00.00	69H	CTM0C0
2AH	USR	SLCDC0	6AH	CTM0C1
2BH 2CH	UCR1	SLCDS0	6BH 6CH	CTM0DL
	UCR2	SLCDS1		CTM0DH
2DH 2EH	UCR3 BRDH	SLCDS2 SLCDS3	6DH 6EH	CTM0AL CTM0AH
2FH	BRDL	SLCDS3 SLCDS4	6FH	CTM0AH CTM1C0
30H	UFCR	3LCD34	70H	CTM1C0
31H	TXR RXR		71H	CTM1DL
32H	RXCNT		71H	CTM1DH
33H	IFS0		73H	CTM1DI1
34H	IFS1		74H	CTM1AH
35H	IFS2		75H	O TIVITA I
36H	SCC		76H	
37H	LVDC		77H	PE
38H	HIRCC		7711 78H	PEC
39H	PC		79H	PEPU
3AH	PCC		7AH	PF
3BH	PCPU		7BH	PFC
3CH	MFI0		7CH	PFPU
3DH	MFI1		7DH	INTEG
3EH	PD		7EH	PSC1R
3FH	PDC		7FH	TB1C
			•	

: Unused, read as 00H

Special Purpose Data Memory - BS82D20CA



## **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section; however several registers require a separate description in this section.

### Indirect Addressing Registers - IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will return a result of "00H" and writing to the registers will result in no operation.

### Memory Pointers - MP0, MP1L, MP1H, MP2L, MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the extended instructions which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### Indirect Addressing Program Example 1

```
data .section 'data'
adres1 db?
adres2
        db?
adres3
        db?
adres4 db?
        db?
block
code .section at 0 'code'
org 00h
start:
     mov a, 04h
                             ; set size of block
    mov block, a
    mov a, offset adres1
                             ; Accumulator loaded with first RAM address
    mov mp0, a
                             ; set memory pointer with first RAM address
loop:
     clr IAR0
                             ; clear the data at address defined by MPO
     inc mp0
                             ; increment memory pointer
     sdz block
                             ; check if last memory location has been cleared
     jmp loop
continue:
```

Rev. 1.30 40 September 29, 2024



#### **Indirect Addressing Program Example 2**

```
data .section 'data'
adres1 db?
adres2 db?
adres3 db?
adres4 db?
block db?
code .section at 0 'code'
org 00h
start:
                               ; set size of block
    mov a, 04h
    mov block, a
    mov a, 01h
                               ; set the memory sector
    mov mp1h, a
    mov a, offset adres1
                              ; Accumulator loaded with first RAM address
    mov mp11, a
                               ; set memory pointer with first RAM address
loop:
    clr IAR1
                               ; clear the data at address defined by MP1L
    inc mp11
                               ; increment memory pointer MP1L
    sdz block
                               ; check if last memory location has been cleared
    jmp loop
continue:
```

The important point to note here is that in the examples shown above, no reference is made to specific Data Memory addresses.

#### **Direct Addressing Program Example using extended instructions**

```
data .section 'data'
      db?
t.emp
code .section at 0 'code'
org 00h
start:
                             ; move [m] data to acc
    lmov a, [m]
    lsub a, [m+1]
                             ; compare [m] and [m+1] data
    snz c
                              ; [m]>[m+1]?
    jmp continue
                              ; no
    lmov a, [m]
                              ; yes, exchange [m] and [m+1] data
    mov temp, a
    lmov a, [m+1]
    lmov [m], a
    mov a, temp
    lmov [m+1], a
```

Note: Here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

#### **Accumulator - ACC**

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

### Program Counter Low Byte Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

### Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be set before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

### Option Memory Mapping Register – ORMC

The ORMC register is used to enable Option Memory Mapping function. The Option Memory capacity is 64 words. When a specific pattern of 55H and AAH is consecutively written into this register, the Option Memory Mapping function will be enabled and then the Option Memory code can be read by using the table read instruction. The Option Memory addresses 00H~3FH will be mapped to Program Memory last page addresses C0H~FFH.

To successfully enable the Option Memory Mapping function, the specific pattern of 55H and AAH must be written into the ORMC register in two consecutive instruction cycles. It is therefore recommended that the global interrupt bit EMI should first be cleared before writing the specific pattern, and then set high again at a proper time according to users' requirements after the pattern is successfully written. An internal timer will be activated when the pattern is successfully written. The mapping operation will be automatically finished after a period of 4×t<sub>LIRC</sub>. Therefore, users should read the data in time, otherwise the Option Memory Mapping function needs to be restarted. After the completion of each consecutive write operation to the ORMC register, the timer will recount.

When the table read instructions are used to read the Option Memory code, both "TABRD [m]" and "TABRDL [m]" instructions can be used. However, care must be taken if the "TABRD [m]" instruction is used, the table pointer defined by the TBHP register must be referenced to the last page. Refer to corresponding sections about the table read instruction for more details.

#### ORMC Register

Bit	7	6	5	4	3	2	1	0
Name	ORMC7	ORMC6	ORMC5	ORMC4	ORMC3	ORMC2	ORMC1	ORMC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

#### Bit 7~0 **ORMC7~ORMC0**: Option Memory Mapping specific pattern

When a specific pattern of 55H and AAH is written into this register, the Option Memory Mapping function will be enabled. Note that the register content will be cleared after the MCU is woken up from the IDLE/SLEEP mode.

Rev. 1.30 42 September 29, 2024



### Status Register - STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by
  executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

Rev. 1.30 43 September 29, 2024



### • STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	SC	CZ	TO	PDF	OV	Z	AC	С
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W
POR	х	х	0	0	х	х	Х	х

"x": unknown

Bit 7 SC: The result of the "XOR" operation which is performed by the OV flag and the MSB of the instruction operation result

Bit 6 CZ: The operational result of different flags for different instructions
For SUB/SUBM/LSUB/LSUBM instructions, the CZ flag is equal to the Z flag.
For SBC/SBCM/LSBC/LSBCM instructions, the CZ flag is the "AND" operation result which is performed by the previous operation CZ flag and current operation zero flag.
For other instructions, the CZ flag will not be affected.

Bit 5 **TO**: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.

Rev. 1.30 44 September 29, 2024



## **EEPROM Data Memory**

These devices contain an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

#### **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity is 512×8 bits. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address register pair and a data register in Sector 0 and a single control register in Sector 1.

## **EEPROM Registers**

Four registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEAL and EEAH, the data register, EED and a single control register, EEC. As the EEAL, EEAH and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Sector 1, can only be read from or written to indirectly using the MP1L/MP1H or MP2L/MP2H Memory Pointer pairs and Indirect Addressing Register, IAR1/IAR2. Because the EEC control register is located at address 40H in Sector 1, the MP1L or MP2L Memory Pointer must first be set to the value 40H and the MP1H or MP2H Memory Pointer high byte set to the value, 01H, before any operations on the EEC register are executed.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
EEAL	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0	
EEAH	_	_	_	_	_	_	_	EEAH0	
EED	D7	D6	D5	D4	D3	D2	D1	D0	
EEC	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD	

**EEPROM Register List** 

#### • EEAL Register

Bit	7	6	5	4	3	2	1	0
Name	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7\sim0$  **EEAL7~EEAL0**: Data EEPROM low byte address bit  $7\sim$  bit 0

### EEAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	EEAH0
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **EEAH0**: Data EEPROM high byte address bit 0

Rev. 1.30 45 September 29, 2024



### • EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7\simD0**: Data EEPROM data bit  $7 \sim$  bit 0

#### EEC Register

Bit	7	6	5	4	3	2	1	0
Name	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **EWERTS**: Data EEPROM Erase time and Write time select

0: Erase time is 3.2ms (t<sub>EEER</sub>) / Write time is 2.2ms (t<sub>EEWR</sub>) 1: Erase time is 3.7ms (t<sub>EEER</sub>) / Write time is 3.0ms (t<sub>EEWR</sub>)

Bit 6 EREN: Data EEPROM Erase Enable

0: Disable 1: Enable

This bit is used to enable Data EEPROM erase function and must be set high before Data EEPROM erase operations are carried out. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Clearing this bit to zero will inhibit data EEPROM erase operations.

Bit 5 ER: Data EEPROM Erase Control

0: Erase cycle has finished1: Activate an erase cycle

This is the Data EEPROM Erase Control Bit. When this bit is set high by the application program, an erase cycle will be activated. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Setting this bit high will have no effect if the EREN has not first been set high.

Bit 4 MODE: Data EEPROM operation mode selection

0: Byte operation mode

1: Page operation mode

This is the EEPROM operation mode selection bit. When the bit is set high by the application program, the Page write, erase or read function will be selected. Otherwise, the byte write or read function will be selected. The EEPROM page buffer size is 16-byte.

Bit 3 WREN: Data EEPROM Write Enable

0: Disable

1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations. Note that this bit will automatically be clear to zero by the hardware after the write operation has finished.

Bit 2 WR: Data EEPROM Write Control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM Write Control Bit. When this bit is set high by the application program, a write cycle will be actived. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Rev. 1.30 46 September 29, 2024



Bit 1 RDEN: Data EEPROM Read Enable

0: Disable 1: Enable

This is the Data EEPROM Read Enable Bit, which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 RD: Data EEPROM Read Control

0: Read cycle has finished1: Activate a read cycle

This is the Data EEPROM Read Control Bit. When this bit is set high by the application program, a read cycle will be actived. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: 1. The EREN, ER, WREN, WR, RDEN and RD cannot be set high at the same time in one instruction.

- 2. Ensure that the  $f_{SUB}$  clock is stable before executing the erase or write operation.
- 3. Ensure that the erase or write operation is totally complete before changing the contents of the EEPROM related registers.

### **Read Operation from the EEPROM**

Reading data from the EEPROM can be implemented by two modes for these devices, byte read mode or page read mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

#### **Byte Read Mode**

The EEPROM byte read operation can be executed if the mode selection bit, MODE, is cleared to 0. For a byte read operation the desired EEPROM address should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM byte read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the read cycle terminates, the RD bit will automatically be cleared to zero and the EEPROM data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

### Page Read Mode

The page read operation can be executed if the mode selection bit, MODE, is set to 1. The page size can be up to 16 bytes for the page read operation. For a page read operation the desired start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM page read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the current byte read cycle terminates, the RD bit will automatically be cleared to zero indicating that the EEPROM data can be read from the EED register and then the current address will be incremented by one by hardware. The data which is stored in the next EEPROM address can continuously be read from the EED register when the RD bit is again set high without reconfiguring the EEPROM address and RDEN control bit. The application program can poll the RD bit to determine when the data is valid for reading.

The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page read operation mode the lower 4-bit address value will automatically be incremented by one. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

Rev. 1.30 47 September 29, 2024

### Page Erase Operation to the EEPROM

The page erase operation can be executed if the mode selection bit, MODE, is set to 1.The EEPROM is capable of a 16-byte page erase. The internal page buffer will be cleared by hardware after power-on reset. When the EEPROM erase enable control bit, namely EREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the EREN bit is changed from "0" to "1", the internal page buffer will not be cleared. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page erase operation mode the lower 4-bit address value will automatically be incremented by one after each dummy data byte is written into the EED register. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, namely 0FH, the EEPROM address low 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

For page erase operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, then the dummy data to be written is placed in the EED register. The maximum data length is 16-byte. Note that the write operation to the EED register is used to tag address, it must be implemented to determine which addresses to be erased. When the page dummy data is completely written, then the EREN bit in the EEC register should be set high to enable erase operations and the ER bit must be immediately set high to initiate the EEPROM erase process. These two instructions must be executed in two consecutive instruction cycles to activate an erase operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing an erase operation and then set again after a valid erase activation procedure has completed.

Note: The above steps must be executed sequentially to successfully complete the page erase operation, refer to the corresponding programming example.

As the EEPROM erase cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been erased from the EEPROM. Detecting when the erase cycle has finished can be implemented either by polling the ER bit in the EEC register or by using the EEPROM interrupt. When the erase cycle terminates, the ER bit will be automatically cleared to zero by the microcontroller, informing the user that the page data has been erased. The application program can therefore poll the ER bit to determine when the erase cycle has ended. After the erase operation is finished, the EREN bit will be set low by hardware. The Data EEPROM erased page content will be zero after a page erase operation.

### Writing Operation to the EEPROM

Writing data to the EEPROM can be implemented by two modes for these devices, byte write mode or page write mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

#### **Byte Write Mode**

The EEPROM byte write operation can be executed when the mode selection bit, MODE, is cleared to zero. For byte write operations the desired EEPROM address should first be placed in the EEAH and EEAL registers, then the data to be written should be placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write operation. After this, the WR bit in the EEC register must be immediately set high to initiate the EEPROM write cycle. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing any write operation and then set again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

Rev. 1.30 48 September 29, 2024



Note: The above steps must be executed sequentially to successfully complete the byte write operation, refer to the corresponding programming example.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has end. After the write operation is finished, the WREN bit will be set low by hardware. Note that a byte erase operation will automatically be executed before a byte write operation is successfully activated.

#### **Page Write Mode**

Before a page write operation is executed, it is important to ensure that a relevant page erase operation has been successfully executed. The EEPROM page write operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page write. The internal page buffer will be cleared by hardware after power-on reset. When the EEPROM write enable control bit, namely WREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the WREN bit is changed from "0" to "1", the internal page buffer will not be cleared. A page write is initiated in the same way as a byte write initiation except that the EEPROM data can be written up to 16 bytes. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page write operation mode the lower 4-bit address value will automatically be incremented by one after each data byte is written into the EED register. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, namely 0FH, the EEPROM address low 4-bit value will stop at 0FH. The EEPROM address will not "roll over". At this point any data write operations to the EED register will be invalid.

For page write operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, then the data to be written is placed in the EED registers. The maximum data length is 16-byte. Note that when the data byte is written into the EED register, then the data in the EED register will be loaded into the internal page buffer and the current address value will automatically be incremented by one. When the page data is completely written into the page buffer, then the WREN bit in the EEC register should be set high to enable write operations and the WR bit must be immediately set high to initiate the EEPROM erase process. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing any write operation and then set again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

Note: The above steps must be executed sequentially to successfully complete the page write operation, refer to the corresponding programming example.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has end. After the write operation is finished, the WREN bit will be set low by hardware.

Rev. 1.30 49 September 29, 2024



#### **Write Protection**

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

### **EEPROM Interrupt**

The EEPROM interrupt is generated when an EEPROM erase or write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM erase or write cycle ends, the DEF request flag will be set high. If the global and EEPROM interrupts are enabled and the stack is not full, a jump to the EEPROM Interrupt vector will take place. When the interrupt is serviced, the EEPROM interrupt flag will be automatically reset. More details can be obtained in the Interrupt section.

#### **Programming Considerations**

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. When erasing data the ER bit must be set high immediately after the EREN bit has been set high, to ensure the erase cycle executes correctly. The global interrupt bit EMI should also be cleared before a write or erase cycle is executed and then set high again after a valid write or erase activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read, erase or write operation is totally complete. Otherwise, the EEPROM read, erase or write operation will fail.

## **Programming Examples**

#### Reading a Data Byte from the EEPROM - Polling Method

```
MOV A, 40H
                            ; set memory pointer low byte MP1L
                            ; MP1L points to EEC register
MOV MP1L, A
MOV A, 01H
                            ; set memory pointer high byte MP1H
MOV MP1H, A
CLR AR1.4
                            ; clear MODE bit, select byte operation mode
MOV A, EEPROM ADRES H
                            ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                            ; user defined low byte address
MOV EEAL, A
SET IAR1.1
                            ; set RDEN bit, enable read operations
SET IAR1.0
                            ; start Read Cycle - set RD bit
BACK:
    IAR1.0
                            ; check for read cycle end
SZ
JMP BACK
CLR IAR1
                             ; disable EEPROM read function
CLR MP1H
MOV A, EED
                             ; move read data to register
MOV READ DATA, A
```

Rev. 1.30 50 September 29, 2024



#### Reading a Data Page from the EEPROM - Polling Method

```
MOV A, 40H
                         ; set memory pointer low byte MP1L
MOV MP1L, A
                          ; MP1L points to EEC register
MOV A, 01H
                          ; set memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                          ; set MODE bit, select page operation mode
MOV A, EEPROM ADRES H
                          ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                          ; user defined low byte address
MOV EEAL, A
SET IAR1.1
                          ; set RDEN bit, enable read operations
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL READ
JMP PAGE READ FINISH
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
SET IAR1.0
                          ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                          ; check for read cycle end
JMP BACK
MOV A, EED
                          ; move read data to register
MOV READ DATA, A
RET
PAGE READ FINISH
CLR IAR1
                          ; disable EEPROM read function
CLR MP1H
```

### Erasing a Data Page to the EEPROM - Polling Method

```
MOV A, 40H
                          ; set memory pointer low byte MP1L
MOV MP1L, A
                          ; MP1L points to EEC register
MOV A, 01H
                          ; set memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                          ; set MODE bit, select page operation mode
MOV A, EEPROM ADRES H
                          ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                          ; user defined low byte address
MOV EEAL, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
JMP Erase START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
WRITE BUF:
MOV A, EEPROM DATA
                      ; user define data, erase mode don't care data value
MOV EED, A
RET
Erase START:
CLR EMI
SET IAR1.6
                          ; set EREN bit, select erase operations
                          ; start Erase Cycle - set ER bit - executed immediately
SET IAR1.5
                           ; after setting EREN bit
SET EMI
```



BACK:

## BS82C16CA/BS82D20CA Touch I/O Flash MCU with LCD/LED Driver

```
SZ IAR1.5
                          ; check for erase cycle end
JMP BACK
CLR MP1H
Writing a Data Byte to the EEPROM - polling method
MOV A, 40H
                          ; set memory pointer low byte MP1L
MOV MP1L, A
                          ; MP1L points to EEC register
MOV A, 01H
                          ; set memory pointer high byte MP1H
MOV MP1H, A
CLR IAR1.4
                          ; clear MODE bit, select byte write mode
MOV A, EEPROM ADRES H
                          ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                          ; user defined low byte address
MOV EEAL, A
                          ; user define data
MOV A, EEPROM DATA
MOV EED, A
CLR EMI
SET IAR1.3
                           ; set WREN bit, enable write operations
SET IAR1.2
                           ; start Write Cycle - set WR bit - executed immediately
                           ; after setting WREN bit
SET EMI
BACK:
SZ IAR1.2
                          ; check for write cycle end
JMP BACK
CLR MP1H
Writing a Data Page to the EEPROM - Polling Method
                          ; set memory pointer low byte MP1L
                          ; MP1L points to EEC register
MOV MP1L, A
MOV A, 01H
                           ; set memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                          ; set MODE bit, select page operation mode
MOV A, EEPROM_ADRES H
                           ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                          ; user defined low byte address
MOV EEAL, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
JMP WRITE START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
WRITE BUF:
                      ; user define data
MOV A, EEPROM DATA
MOV EED, A
RET
WRITE START:
CLR EMI
                          ; set WREN bit, enable write operations
SET IAR1.3
SET IAR1.2
                           ; start Write Cycle - set WR bit - executed immediately
                           ; after setting WREN bit
SET EMI
BACK:
SZ IAR1.2
                          ; check for write cycle end
JMP BACK
CLR MP1H
```

Rev. 1.30 52 September 29, 2024



### **Oscillators**

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and relevant control registers.

#### **Oscillator Overview**

In addition to being the source of the main system clock, the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillator requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. All oscillator options are selected through the relevant control registers. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency	Pins	
Internal High Speed RC	HIRC	8/12/16MHz	_	
External Low Speed Crystal	LXT	32.768kHz	XT1/XT2	
Internal Low Speed RC	LIRC	32kHz	_	


**Oscillator Types** 

### **System Clock Configurations**

There are several oscillator sources, one high speed oscillator and two low speed oscillators. The high speed system clock is sourced from the internal 8/12/16MHz RC oscillator, HIRC. The low speed oscillators are the external 32.768kHz crystal oscillator, LXT, and the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.

The actual source clock used for the low speed oscillator is chosen via the FSS bit in the SCC register. The frequency of the slow speed or high speed system clock is also determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators.

Rev. 1.30 September 29, 2024



**System Clock Configurations** 

#### Internal High Speed RC Oscillator - HIRC

The internal high speed RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz, 12MHz and 16MHz, which are selected by HIRC1~HIRC0 bits in the HIRCC register. These bits must be setup to match the selected configuration option frequency to ensure that the HIRC frequency accuracy specificied in the A.C. Characterisitics is achieved. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that if this internal system clock option is selected, it requires no external pins for its operation.

## External 32.768kHz Crystal Oscillator - LXT

The External 32.768 kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected via a software control bit, FSS. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. After the LXT oscillator is enabled by setting the LXTEN bit to 1, there is a time delay associated with the LXT oscillator waiting for it to start-up.

When the microcontroller enters the SLEEP or IDLE Mode, the system clock is switched off to stop microcontroller activity and to conserve power. However, in many microcontroller applications it may be necessary to keep the internal timers operational even when the microcontroller is in the SLEEP or IDLE Mode. To do this, another clock, independent of the system clock, must be provided.

However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. The external parallel feedback resistor,  $R_{P_s}$  is required.


Rev. 1.30 54 September 29, 2024



The pin-shared software control bits determine if the XT1/XT2 pins are used for the LXT oscillator or as I/O or other pin-shared functional pins.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/O or other pin-shared functional pins.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.



Note: 1. R<sub>P</sub>, C1 and C2 are required.

Although not shown XT1/XT2 pins have a parasitic capacitance of around 7pF.

#### **External LXT Oscillator**

LXT Oscillator C1 and C2 Values							
Crystal Frequency C1 C2							
32.768kHz 10pF 10pF							
Note: 1. C1 and C2 values are for guidance only. 2. R <sub>P</sub> =5M~10MΩ is recommended.							

32.768kHz Crystal Recommended Capacitor Values

### **LXT Oscillator Low Power Function**

The LXT oscillator can function in one of two modes, the Speed Up Mode and the Low Power Mode. The mode selection is executed using the LXTSP bit in the register.

LXTSP	LXT Mode
0	Low Power
1	Speed Up

When the LXTSP bit is set to high, the LXT Speed Up Mode will be enabled. In the Speed Up Mode the LXT oscillator will power up and stabilise quickly. However, after the LXT oscillator has fully powered up, it can be placed into the Low Power Mode by clearing the LXTSP bit to zero and the oscillator will continue to run but with reduced current consumption. It is important to note that the LXT operating mode switching must be properly controlled before the LXT oscillator clock is selected as the system clock source. Once the LXT oscillator clock is selected as the system clock source using the CKS2~CKS0 bits and FSS bit in the SCC register, the LXT oscillator operating mode cannot be changed.

It should be noted that, no matter what condition the LXTSP bit is set to, the LXT oscillator will always function normally, the only difference is that it will take more time to start up if it is in the Low Power mode.

Rev. 1.30 55 September 29, 2024



#### Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is one of the low frequency oscillator choices, which is selected via a software control bit, FSS. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

## **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the devices with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.


### **System Clocks**

Each device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock can come from a high frequency,  $f_{\text{H}}$ , or low frequency,  $f_{\text{SUB}}$ , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source can be sourced from the internal clock  $f_{\text{SUB}}$ . If  $f_{\text{SUB}}$  is selected then it can be sourced by either the LXT or LIRC oscillator, selected via configuring the FSS bit in the SCC register. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_{\text{H}}/2\sim f_{\text{H}}/64$ .

Rev. 1.30 56 September 29, 2024





**Device Clock Configurations** 

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source,  $f_H \sim f_H/64$ , for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

#### **System Operation Modes**

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	ı	Register Se	etting	<b>f</b> sys	fн	<b>f</b> sua	furc	
Mode	CFU	FHIDEN	FSIDEN	CKS2~CKS0	ISYS	IH	ISUB	ILIRC	
FAST	On	Х	х	000~110	f <sub>H</sub> ∼f <sub>H</sub> /64	On	On	On	
SLOW	On	Х	х	111	f <sub>SUB</sub>	On/Off (1)	On	On	
IDI EO	IDLE0 Off	0	0	4	000~110	Off	Off	On	On
IDLEO			'	111	On	Oii	Oii		
IDLE1	Off	1	1	XXX	On	On	On	On	
IDLE2	Off	1	0	000~110	On	On	Off	On	
IDLEZ		ı		111	Off	On		On	
SLEEP	Off	0	0	XXX	Off	Off	Off	On <sup>(2)</sup>	

"x": Don't care

Note: 1. The  $f_{\rm H}$  clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. The  $f_{\text{LIRC}}$  clock is always on as the WDT function is always enabled.

Rev. 1.30 57 September 29, 2024



#### **FAST Mode**

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source which will come from the high speed oscillator, HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

#### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ . The  $f_{SUB}$  clock is derived from either the LIRC or LXT oscillator determined by the FSS bit in the SCC register.

#### **SLEEP Mode**

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bits are low. In the SLEEP mode the CPU will be stopped. The  $f_{SUB}$  clock provided to the peripheral function will also be stopped, too. However the  $f_{LIRC}$  clock will continues to operate as the WDT function is always enabled.

#### **IDLE0 Mode**

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

#### **IDLE1 Mode**

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

#### **IDLE2 Mode**

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

Rev. 1.30 58 September 29, 2024



### **Control Registers**

The registers, SCC, HIRCC and LXTC, are used to control the system clock and the corresponding oscillator configurations.

Register	Bit								
Name	7	6	5	4	3	2	1	0	
SCC	CKS2	CKS1	CKS0	_	_	FSS	FHIDEN	FSIDEN	
HIRCC	_	_	_	_	HIRC1	HIRC0	HIRCF	HIRCEN	
LXTC	_	_	_	_	_	LXTSP	LXTF	LXTEN	

**System Operating Mode Control Register List** 

### SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	_	FSS	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	_	R/W	R/W	R/W
POR	0	0	0	_	_	0	0	0

Bit 7~5 CKS2~CKS0: System clock selection

 $\begin{array}{c} 000: \, f_H \\ 001: \, f_H/2 \\ 010: \, f_H/4 \\ 011: \, f_H/8 \\ 100: \, f_H/16 \\ 101: \, f_H/32 \\ 110: \, f_H/64 \\ 111: \, f_{SUB} \end{array}$ 

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from  $f_{\text{H}}$  or  $f_{\text{SUB}}$ , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~3 Unimplemented, read as "0".

Bit 2 FSS: Low Frequency oscillator selection

0: LIRC 1: LXT

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 FSIDEN: Low Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits or FSS bit. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time =  $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$ , where  $t_{Curr.}$  indicates the current clock period,  $t_{Tar.}$  indicates the target clock period and  $t_{SYS}$  indicates the current system clock period.

Rev. 1.30 59 September 29, 2024



### • HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	HIRC1	HIRC0	HIRCF	HIRCEN
R/W	_	_	_	_	R/W	R/W	R	R/W
POR	_	_	_	_	0	0	0	1

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 HIRC1~HIRC0: HIRC frequency selection

00: 8MHz 01: 12MHz 10: 16MHz 11: 8MHz

When the HIRC oscillator is enabled or the HIRC frequency selection is changed by application program, the clock frequency will automatically be changed after the HIRCF flag is set high.

It is recommended that the HIRC frequency selected by these two bits should be same with the frequency determined by the configuration option to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable

#### LXTC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LXTSP	LXTF	LXTEN
R/W	_	_	_	_	_	R/W	R	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 LXTSP: LXT speed up control

0: Disable – Low power 1: Enable – Speed up

This bit is used to control whether the LXT oscillator is operating in the low power or speed up mode. When the LXTSP bit is set high, the LXT oscillator will oscillate quickly but consume more power. If the LXTSP bit is cleared to zero, the LXT oscillator will consume less power but take longer time to stablise. It is important to note that this bit cannot be changed after the LXT oscillator is selected as the system clock source using the CKS2~CKS0 and FSS bits in the SCC register.

Bit 1 LXTF: LXT oscillator stable flag

0: LXT unstable 1: LXT stable

This bit is used to indicate whether the LXT oscillator is stable or not. When the LXTEN bit is set to 1 to enable the LXT oscillator, the LXTF bit will first be cleared to 0 and then set to 1 after the LXT oscillator is stable.

Bit 0 LXTEN: LXT oscillator enable control

0: Disable 1: Enable


Rev. 1.30 60 September 29, 2024



## **Operating Mode Switching**

These devices can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




### **FAST Mode to SLOW Mode Switching**

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LXT or LIRC oscillator determined by the FSS bit in the SCC register and therefore requires the selected oscillator to be stable before full mode switching occurs.


Rev. 1.30 61 September 29, 2024



## **SLOW Mode to FAST Mode Switching**

In SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the FAST mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to  $f_{H}$ ~ $f_{H}$ /64.

However, if  $f_H$  is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.



Rev. 1.30 62 September 29, 2024



#### **Entering the SLEEP Mode**

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

#### **Entering the IDLEO Mode**

There is only one way for the device to enter the IDLEO Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> clock will be stopped and the application program will stop at the "HALT" instruction, but the f<sub>SUB</sub> clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

### **Entering the IDLE1 Mode**

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> and f<sub>SUB</sub> clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

## **Entering the IDLE2 Mode**

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> clock will be on but the f<sub>SUB</sub> clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.

Rev. 1.30 63 September 29, 2024



- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

### **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of these devices to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on these devices. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be set as outputs or if set as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are set as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LXT or LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

#### Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- · An external falling edge on Port A
- · A system interrupt
- A WDT overflow

When these devices executes the "HALT" instruction, it will enter the IDLE or SLEEP mode and the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Rev. 1.30 64 September 29, 2024



## **Watchdog Timer**

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

## **Watchdog Timer Clock Source**

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$ , which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{18}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

## **Watchdog Timer Control Register**

A single register, WDTC, controls the required time-out period as well as the Watchdog Timer the enable and the MCU reset operation.

#### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 **WE4~WE0**: WDT function software control

01010 or 10101: Enable Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time,  $t_{SRESET}$ , and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: 28/f<sub>LIRC</sub> 001: 2<sup>10</sup>/f<sub>LIRC</sub> 010: 2<sup>12</sup>/f<sub>LIRC</sub> 011: 2<sup>14</sup>/f<sub>LIRC</sub> 100: 2<sup>15</sup>/f<sub>LIRC</sub> 101: 2<sup>16</sup>/f<sub>LIRC</sub> 110: 2<sup>17</sup>/f<sub>LIRC</sub> 111: 2<sup>18</sup>/f<sub>LIRC</sub>

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	Х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 RSTF: Reset control register software reset flag

Refer to the Internal Reset Control section.

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 LRF: LVR control register software reset flag

Refer to the Low Voltage Reset section.

Bit 0 WRF: WDT control register software reset flag

0: Not occurred 1: Occurred

This bit is set to 1 by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.

#### **Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable control of the Watchdog Timer and the MCU reset. The WDT function will be enabled when the WE4~WE0 bits are equal to 10101B or 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power-on these bits will have a value of 01010B.


WE4~WE0 Bits	WDT Function		
10101B or 01010B	Enable		
Any other value	Reset MCU		

Watchdog Timer Enable/Reset Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction, the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the  $2^{18}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the  $2^{18}$  division ratio, and a minimum timeout of 8ms for the  $2^{8}$  division ration.



Rev. 1.30 66 September 29, 2024



#### Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

#### **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring internally.

#### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



**Power-on Reset Timing Chart** 

### **Internal Reset Control**

There is an internal reset control register, RSTC, which is used to provide a reset when the device operate abnormally due to the environmental noise interference. If the content of the RSTC register is set to any value other than 01010101B or 10101010B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power-on the register will have a value of 01010101B.

RSTC7~RSTC0 Bits	Reset Function
01010101B	No operation
10101010B	No operation
Any other value	Reset MCU

**Internal Reset Function Control** 

Rev. 1.30 67 September 29, 2024



#### RSTC Register

Bit	7	6	5	4	3	2	1	0
Name	RSTC7	RSTC6	RSTC5	RSTC4	RSTC3	RSTC2	RSTC1	RSTC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~0 **RSTC7~RSTC0**: Reset function control

01010101: No operation 10101010: No operation Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time,  $t_{SRESET}$ , and the RSTF bit in the RSTFC register will be set to 1. All resets will reset this register to POR value except the WDT time out hardware warm reset.

### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	Х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 RSTF: Reset control register software reset flag

0: Not occurred
1: Occurred

This bit is set to 1 by the RSTC control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 LRF: LVR control register software reset flag

Refer to the Low Voltage Reset section.

Bit 0 WRF: WDT control register software reset flag

Refer to the Watchdog Timer Control Register section.

#### Low Voltage Reset - LVR

The microcontrollers contain a low voltage reset circuit in order to monitor the supply voltage of the device and provide an MCU reset should the value fall below a certain predefined level. The LVR function can be enabled or disabled by the LVRC control register. If the LVRC control register is configured to enable the LVR function, the LVR function will be always enabled except in the SLEEP or IDLE mode. If the supply voltage of the device drops to within a range of 0.9V~V<sub>LVR</sub> such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set high. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between 0.9V~V<sub>LVR</sub> must exist for a time greater than that specified by t<sub>LVR</sub> in the LVR/LVD Electrical characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  value can be selected by the LVS7~LVS0 bits in the LVRC register. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the LVR will reset these devices after a delay time, t<sub>SRESET</sub>. When this happens, the LRF bit in the RSTFC register will be set high. After power-on the register will have the value of 01100110B. Note that the LVR function will be automatically disabled when these devices enters the IDLE or SLEEP mode.

Rev. 1.30 68 September 29, 2024



Low Voltage Reset Timing Chart

### LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	1	0	0	1	1	0

Bit 7~0 LVS7~LVS0: LVR voltage selection

01100110: 1.7V 01010101: 1.9V 00110011: 2.55V 10011001: 3.15V 10101010: 3.8V 11110000: LVR disable

Any other value: Generates MCU reset – register is reset to POR value

When an actual low voltage condition as specified above occurs, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a  $t_{\rm LVR}$  time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the six defined register values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t<sub>SRESET</sub>. However in this situation the register contents will be reset to the POR value.

#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	Х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 RSTF: Reset control register software reset flag

Refer to the Internal Reset Control section.

Bit 2 LVRF: LVR function reset flag

0: Not occurred 1: Occurred

This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.

Bit 1 LRF: LVR control register software reset flag

0: Not occurred 1: Occurred

This bit is set high if the LVRC register contains any non-defined register values. This in effect acts like a software reset function. This bit can only be cleared to zero by the application program.


Bit 0 WRF: WDT control register software reset flag

Refer to the Watchdog Timer Control Register section.

Rev. 1.30 69 September 29, 2024

#### **Watchdog Time-out Reset during Normal Operation**


When the Watchdog time-out Reset during normal operations in the FAST or SLOW mode occurs, the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

#### Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t<sub>SST</sub> details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart

#### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u": stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After Reset		
Program Counter	Reset to zero		
Interrupts	All interrupts will be disabled		
WDT, Time Bases	Cleared after reset, WDT begins counting		
Timer Modules	Timer Modules will be turned off		
Input/Output Ports	I/O ports will be setup as inputs		
Stack Pointer	Stack Pointer will point to the top of the stack		

Rev. 1.30 70 September 29, 2024



The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table reflect the situation for the larger package type.

BS82D20CA BS82C16CA		Power-On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)	
IAR0	•	•	0000 0000	0000 0000	uuuu uuuu
MP0	•	•	0000 0000	0000 0000	uuuu uuuu
IAR1	•	•	0000 0000	0000 0000	uuuu uuuu
MP1L	•	•	0000 0000	0000 0000	uuuu uuuu
MP1H	•	•	0000 0000	0000 0000	uuuu uuuu
ACC	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	•	•	0000 0000	0000 0000	0000 0000
TBLP	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu
TBLH	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu
	•		x x x x	uuuu	uuuu
TBHP		•	x xxxx	u uuuu	u uuuu
STATUS	•	•	xx00 xxxx	uu1u uuuu	uu11 uuuu
IAR2	•	•	0000 0000	0000 0000	uuuu uuuu
MP2L	•	•	0000 0000	0000 0000	uuuu uuuu
MP2H	•	•	0000 0000	0000 0000	uuuu uuuu
RSTFC	•	•	0 x 0 0	uuuu	uuuu
INTC0	•	•	-000 0000	-000 0000	-uuu uuuu
INTC1	•	•	0000 0000	0000 0000	uuuu uuuu
INTC2	•	•	0000 0000	0000 0000	uuuu uuuu
	•		0000	0000	uuuu
INTC3		•	0000 0000	0000 0000	
PA	•	•	1111 1111	1111 1111	
PAC	•		1111 1111	1111 1111	
PAPU	•		0000 0000	0000 0000	
PAWU	•	•	0000 0000	0000 0000	
SLEDC0	•	•	0000 0000	0000 0000	
SLEDC0 SLEDC1			00 0000	00 0000	
SLEDC1	•	•	0000 0000	0000 0000	uu uuuu
TB0C	_	•	0000	0000	uuuu uuuu
	•	•			uuuu 
PSC0R LVRC	•	•	0110 0110	0110 0110	u u
	•	•	0110 0110		uuuu uuuu
LVPUC	•	•	0	0	u
LXTC	•	•	000	000	u u u
PB DDC	•	•	1111 1111	1111 1111	
PBC	•	•	1111 1111	1111 1111	uuuu uuuu
PBPU	•	•	0000 0000	0000 0000	uuuu uuuu
WDTC	•	•	0101 0011	0101 0011	uuuu uuuu
IICC0	•	•	000-	000-	uuu-
IICC1	•	•	1000 0001	1000 0001	uuuu uuuu
IICD	•	•	XXXX XXXX	XXXX XXXX	uuuu uuuu



Name	BS82C16CA	BS82D20CA	Power-On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IICA	•	•	0000 000-	0000 000-	uuuu uuu-
IICTOC	•	•	0000 0000	0000 0000	uuuu uuuu
RSTC	•	•	0101 0101	0101 0101	uuuu uuuu
USR	•	•	0000 1011	0000 1011	uuuu uuuu
UCR1	•	•	0000 00x0	0000 00x0	uuuu uuuu
UCR2	•	•	0000 0000	0000 0000	uuuu uuuu
UCR3	•	•	0	0	u
BRDH	•	•	0000 0000	0000 0000	uuuu uuuu
BRDL	•	•	0000 0000	0000 0000	uuuu uuuu
UFCR	•	•	00 0000	00 0000	uu uuuu
TXR_RXR	•	•	xxxx xxxx	xxxx xxxx	uuuu uuuu
RxCNT	•	•	000	000	u u u
1500	•		-000 0000	-000 0000	-uuu uuuu
IFS0		•	0000 0000	0000 0000	uuuu uuuu
IFS1		•	0000 0000	0000 0000	uuuu uuuu
IFS2		•	0000 0000	0000 0000	uuuu uuuu
scc	•	•	000000	000000	uuuuuu
LVDC	•	•	00 -000	00 -000	u u - u u u
HIRCC	•	•	0001	0001	uuuu
PC	•	•	1111 1111	1111 1111	uuuu uuuu
PCC	•	•	1111 1111	1111 1111	uuuu uuuu
PCPU	•	•	0000 0000	0000 0000	uuuu uuuu
MFI0	•	•	0000	0000	uuuu
MFI1		•	0000	0000	u u u u
PD	•	•	11	11	u u
PDC	•	•	11	11	u u
PDPU	•	•	0 0	0 0	u u
EEAL	•	•	0000 0000	0000 0000	uuuu uuuu
EEAH	•	•	0	0	u
EED	•	•	0000 0000	0000 0000	
TKTMR	•	•	0000 0000	0000 0000	uuuu uuuu
TKC0	•	•	-000 0000	-000 0000	-uuu uuuu
TL16DL	•	•	0000 0000	0000 0000	
-				0000 0000	uuuu uuuu
TK16DH TKC1	•	•	0000 0000	11	
	•	•			u u
TKM016DL	•	•	0000 0000	0000 0000	uuuu uuuu
TKM016DH	•	•	0000 0000	0000 0000	uuuu uuuu
TKM0ROL	•	•	0000 0000	0000 0000	uuuu uuuu
TKM0ROH	•	•	0 0	0 0	u u
TKM0C0	•	•	0000 0000	0000 0000	uuuu uuuu
TKM0C1	•	•	0-00 0000	0-00 0000	u-uu uuuu
TKM116DL	•	•	0000 0000	0000 0000	uuuu uuuu
TKM116DH	•	•	0000 0000	0000 0000	uuuu uuuu
TKM1ROL	•	•	0000 0000	0000 0000	uuuu uuuu
TKM1ROH	•	•	00	0 0	u u

Rev. 1.30 September 29, 2024



Name	BS82C16CA	BS82D20CA	Power-On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
TKM1C0	•	•	0000 0000	0000 0000	uuuu uuuu
TKM1C1	•	•	0-00 0000	0-00 0000	u-uu uuuu
TKM216DL	•	•	0000 0000	0000 0000	uuuu uuuu
TKM216DH	•	•	0000 0000	0000 0000	uuuu uuuu
TKM2ROL	•	•	0000 0000	0000 0000	uuuu uuuu
TKM2ROH	•	•	00	0 0	u u
TKM2C0	•	•	0000 0000	0000 0000	uuuu uuuu
TKM2C1	•	•	0-00 0000	0-00 0000	u-uu uuuu
TKM316DL	•	•	0000 0000	0000 0000	uuuu uuuu
TKM316DH	•	•	0000 0000	0000 0000	uuuu uuuu
TKM3ROL	•	•	0000 0000	0000 0000	uuuu uuuu
TKM3ROH	•	•	00	0 0	u u
TKM3C0	•	•	0000 0000	0000 0000	uuuu uuuu
TKM3C1	•	•	0-00 0000	0-00 0000	u-uu uuuu
TKM416DL		•	0000 0000	0000 0000	uuuu uuuu
TKM416DH		•	0000 0000	0000 0000	uuuu uuuu
TKM4ROL		•	0000 0000	0000 0000	uuuu uuuu
TKM4ROH		•	00	0 0	u u
TKM4C0		•	0000 0000	0000 0000	uuuu uuuu
TKM4C1		•	0-00 0000	0-00 0000	u-uu uuuu
ORMC	•	•	0000 0000	0000 0000	0000 0000
СТМ0С0	•	•	0000 0000	0000 0000	uuuu uuuu
CTM0C1	•	•	0000 0000	0000 0000	uuuu uuuu
CTM0DL	•	•	0000 0000	0000 0000	uuuu uuuu
CTM0DH	•	•	00	00	u u
CTM0AL	•	•	0000 0000	0000 0000	uuuu uuuu
CTM0AH	•	•	00	0 0	u u
CTM1C0	•	•	0000 0000	0000 0000	uuuu uuuu
CTM1C1	•	•	0000 0000	0000 0000	uuuu uuuu
CTM1DL	•	•	0000 0000	0000 0000	uuuu uuuu
CTM1DH	•	•	00	0 0	u u
CTM1AL	•	•	0000 0000	0000 0000	uuuu uuuu
CTM1AH	•	•	00	0 0	u u
PE		•	1111 1111	1111 1111	uuuu uuuu
PEC		•	1111 1111	1111 1111	uuuu uuuu
PEPU		•	0000 0000	0000 0000	uuuu uuuu
PF		•	1111 1111	1111 1111	uuuu uuuu
PFC		•	1111 1111	1111 1111	uuuu uuuu
PFPU		•	0000 0000	0000 0000	uuuu uuuu
INTEG	•	•	000	0 0 0 0 0 0	u u u u u u
PSC1R	•	•	00	0 0	u u
TB1C	•	•	0000	0000	
PAS0			0000 0000	0000 0000	uuuu
PAS1	•	•	0000 0000	0000 0000	uuuu uuuu uuuu uuuu



Name	BS82C16CA	BS82D20CA	Power-On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PBS0	•	•	0000 0000	0000 0000	uuuu uuuu
PBS1	•	•	0000 0000	0000 0000	uuuu uuuu
PCS0	•	•	0000 0000	0000 0000	uuuu uuuu
PCS1	•	•	0000 0000	0000 0000	uuuu uuuu
PDS0	•	•	0000	0000	uuuu
PES0		•	0000 0000	0000 0000	uuuu uuuu
PES1		•	0000 0000	0000 0000	uuuu uuuu
PFS0		•	0000 0000	0000 0000	uuuu uuuu
PFS1		•	0000 0000	0000 0000	uuuu uuuu
PANS	•	•	0000 0000	0000 0000	uuuu uuuu
PCNS	•	•	0000 0000	0000 0000	uuuu uuuu
PDNS	•	•	00	0 0	u u
PENS		•	0000 0000	0000 0000	uuuu uuuu
PFNS		•	0000 0000	0000 0000	uuuu uuuu
PTM0C0	•	•	0000 0	0000 0	uuuu u
PTM0C1	•	•	0000 0000	0000 0000	uuuu uuuu
PTM0DL	•	•	0000 0000	0000 0000	uuuu uuuu
PTM0DH	•	•	00	0 0	u u
PTM0AL	•	•	0000 0000	0000 0000	uuuu uuuu
PTM0AH	•	•	00	0 0	u u
PTM0RPL	•	•	0000 0000	0000 0000	uuuu uuuu
PTM0RPH	•	•	00	0 0	u u
PTM1C0		•	0000 0	0000 0	uuuu u
PTM1C1		•	0000 0000	0000 0000	uuuu uuuu
PTM1DL		•	0000 0000	0000 0000	uuuu uuuu
PTM1DH		•	0 0	0 0	u u
PTM1AL		•	0000 0000	0000 0000	uuuu uuuu
PTM1AH		•	0 0	0 0	u u
PTM1RPL		•	0000 0000	0000 0000	uuuu uuuu
PTM1RPH		•	0 0	0 0	u u
SLCDC0	•	•	0000	0000	uuuu
SLCDS0	•	•	0000 0000	0000 0000	uuuu uuuu
SLCDS1	•	•	0000 0000	0000 0000	uuuu uuuu
SLCDS2	•	•	0000 0000	0000 0000	uuuu uuuu
SLCDS3	•		00	0 0	u u
		•	0000 0000	0000 0000	uuuu uuuu
SLCDS4		•	00	0 0	u u
EEC	•	•	0000 0000	0000 0000	uuuu uuuu

Note: "u" stands for unchanged "x" stands for unknown "-" stands for unimplemented

Rev. 1.30 September 29, 2024



# **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

These devices provide bidirectional input/output lines labeled with port names PA~PF. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
РВ	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
PCC	PCC7	PCC6	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	PCPU7	PCPU6	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PD	_	_	_	_	_	_	PD1	PD0
PDC	_	_	_	_	_	_	PDC1	PDC0
PDPU							PDPU1	PDPU0
LVPUC	_	_	_	_	_	_	_	LVPU

"—": Unimplemented, read as "0" I/O Logic Function Register List – BS82C16CA

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
PCC	PCC7	PCC6	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	PCPU7	PCPU6	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PD	_	_	_	_	_	_	PD1	PD0
PDC	_	_	_	_	_	_	PDC1	PDC0
PDPU	_	_	_	_	_	_	PDPU1	PDPU0
PE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
PEC	PEC7	PEC6	PEC5	PEC4	PEC3	PEC2	PEC1	PEC0
PEPU	PEPU7	PEPU6	PEPU5	PEPU4	PEPU3	PEPU2	PEPU1	PEPU0

Rev. 1.30 75 September 29, 2024



Register		Bit										
Name	7	6	5	4	3	2	1	0				
PF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0				
PFC	PFC7	PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0				
PFPU	PFPU7	PFPU6	PFPU5	PFPU4	PFPU3	PFPU2	PFPU1	PFPU0				
LVPUC	_	_	_	_	_	_	_	LVPU				

"-": Unimplemented, read as "0"

I/O Logic Function Register List - BS82D20CA

## **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers, PAPU~PFPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

#### PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A, B, C, D, E or F depending upon the selected device. However, the actual available bits for each I/O Port may be different.

#### LVPUC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	LVPU
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 LVPU: Pull-high resistor selection for low voltage power supply

0: All pin pull-high resistors are  $60k\Omega$  @ 3V

1: All pin pull-high resistors are  $15k\Omega$  @ 3V

The LVPUC register is used to select the pull-high resistor value for low voltage power supply applications. Note that the LVPU bit is only available when the corresponding pin pull-high function is enabled. This bit will have no effect on selecting the pull-high resistor value when the pull-high function is disabled.

Rev. 1.30 76 September 29, 2024



## Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control register only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

#### • PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU7~PAWU0: PA7~PA0 wake-up function control

0: Disable1: Enable

## I/O Port Control Registers

Each I/O port has its own control register known as PAC~PFC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be set as a CMOS output. If the pin is currently set as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

#### PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output 1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A, B, C, D, E or F depending upon the selected device. However, the actual available bits for each I/O Port may be different.

Rev. 1.30 77 September 29, 2024

## I/O Port Source Current Selection

The source current of each pin in these devices can be configured with different source current which is selected by the corresponding pin source current select bits. These source current bits are available only when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to obtain the exact value for different applications.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
SLEDC0	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00			
SLEDC1	_	_	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10			
SLEDC2 (BS82D20CA)	SLEDC27	SLEDC26	SLEDC25	SLEDC24	SLEDC23	SLEDC22	SLEDC21	SLEDC20			

I/O Port Source Current Selection Register List

#### SLEDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **SLEDC07~SLEDC06**: PB7~PB4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 5~4 SLEDC05~SLEDC04: PB3~PB0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 3~2 **SLEDC03~SLEDC02**: PA7~PA4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 1~0 **SLEDC01~SLEDC00**: PA3~PA0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Rev. 1.30 78 September 29, 2024



### SLEDC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~4 SLEDC15~SLEDC14: PD1~PD0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 3~2 **SLEDC13~SLEDC12**: PC7~PC4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 1~0 **SLEDC11~SLEDC10**: PC3~PC0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

#### SLEDC2 Register – BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	SLEDC27	SLEDC26	SLEDC25	SLEDC24	SLEDC23	SLEDC22	SLEDC21	SLEDC20
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### Bit 7~6 SLEDC27~SLEDC26: PF7~PF4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

### Bit 5~4 SLEDC25~SLEDC24: PF3~PF0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

## Bit 3~2 **SLEDC23~SLEDC22**: PE7~PE4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

# Bit 1~0 SLEDC21~SLEDC20: PE3~PE0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

## I/O Port Sink Current Selection

These devices support different output sink current driving capability for PA, PC, PD, PE and PF ports. With the selection registers, PxNS, specific I/O port can support two levels of the sink current driving capability. These sink current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired output sink current for different applications.

Register		Bit											
Name	7	6	5	4	3	2	1	0					
PANS	PANS7	PANS6	PANS5	PANS4	PANS3	PANS2	PANS1	PANS0					
PCNS	PCNS7	PCNS6	PCNS5	PCNS4	PCNS3	PCNS2	PCNS1	PCNS0					
PDNS	_	_	_	_	_	_	PDNS1	PDNS0					
PENS (BS82D20CA)	PENS7	PENS6	PENS5	PENS4	PENS3	PENS2	PENS1	PENS0					
PFNS (BS82D20CA)	PFNS7	PFNS6	PFNS5	PFNS4	PFNS3	PFNS2	PFNS1	PFNS0					

I/O Port Source Current Selection Register List

## • PANS Register

Bit	7	6	5	4	3	2	1	0
Name	PANS7	PANS6	PANS5	PANS4	PANS3	PANS2	PANS1	PANS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

FUR	U	U	0	U	U
Bit 7	0: Sink	current =	current select Level 0 (M Level 1 (M	in.)	OS adjust)
Bit 6	0: Sink	current =	current select Level 0 (M Level 1 (M	in.)	S adjust)
Bit 5	0: Sink	current =	current select Level 0 (M Level 1 (M	in.)	S adjust)
Bit 4	0: Sink	current =	current select Level 0 (M Level 1 (M	in.)	S adjust)
Bit 3	0: Sink	current =	current selec Level 0 (M Level 1 (M	in.)	S adjust)
Bit 2	0: Sink	current =	current select Level 0 (M Level 1 (M	in.)	S adjust)
Bit 1	0: Sink	current =	current selec Level 0 (M Level 1 (M	in.)	S adjust)
Bit 0	0: Sink	current =	current select Level 0 (M Level 1 (M	in.)	S adjust)

Rev. 1.30 80 September 29, 2024



## PCNS Register

Bit	7	6	5	4	3	2	1	0
Name	PCNS7	PCNS6	PCNS5	PCNS4	PCNS3	PCNS2	PCNS1	PCNS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **PCNS7**: PC7 sink current selection (NMOS adjust)

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

Bit 6 **PCNS6**: PC6 sink current selection (NMOS adjust)

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 5 PCNS5: PC5 sink current selection (NMOS adjust)

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 4 PCNS4: PC4 sink current selection (NMOS adjust)

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 3 **PCNS3**: PC3 sink current selection (NMOS adjust)

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 2 **PCNS2**: PC2 sink current selection (NMOS adjust)

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 1 PCNS1: PC1 sink current selection (NMOS adjust)

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 0 **PCNS0**: PC0 sink current selection (NMOS adjust)

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

#### PDNS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	PDNS1	PANS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 PDNS1: PD1 sink current selection (NMOS adjust)

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 0 **PDNS0**: PD0 sink current selection (NMOS adjust)

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

### PENS Register – BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PENS7	PENS6	PENS5	PENS4	PENS3	PENS2	PENS1	PENS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **PENS7**: PE7 sink current selection (NMOS adjust)

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)



Bit 6	PENS6: PE6 sink current selection (NMOS adjust) 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)
Bit 5	PENS5: PE5 sink current selection (NMOS adjust) 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)
Bit 4	<ul> <li>PENS4: PE4 sink current selection (NMOS adjust)</li> <li>0: Sink current = Level 0 (Min.)</li> <li>1: Sink current = Level 1 (Max.)</li> </ul>
Bit 3	<ul> <li>PENS3: PE3 sink current selection (NMOS adjust)</li> <li>0: Sink current = Level 0 (Min.)</li> <li>1: Sink current = Level 1 (Max.)</li> </ul>
Bit 2	<ul> <li>PENS2: PE2 sink current selection (NMOS adjust)</li> <li>0: Sink current = Level 0 (Min.)</li> <li>1: Sink current = Level 1 (Max.)</li> </ul>
Bit 1	<ul> <li>PENS1: PE1 sink current selection (NMOS adjust)</li> <li>0: Sink current = Level 0 (Min.)</li> <li>1: Sink current = Level 1 (Max.)</li> </ul>
Bit 0	PENS0: PE0 sink current selection (NMOS adjust) 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

# • PFNS Register – BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PFNS7	PFNS6	PFNS5	PFNS4	PFNS3	PFNS2	PFNS1	PFNS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7	PFNS7: PF7 sink current selection (NMOS adjust) 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)
Bit 6	<ul> <li>PFNS6: PF6 sink current selection (NMOS adjust)</li> <li>0: Sink current = Level 0 (Min.)</li> <li>1: Sink current = Level 1 (Max.)</li> </ul>
Bit 5	<ul> <li>PFNS5: PF5 sink current selection (NMOS adjust)</li> <li>0: Sink current = Level 0 (Min.)</li> <li>1: Sink current = Level 1 (Max.)</li> </ul>
Bit 4	<ul> <li>PFNS4: PF4 sink current selection (NMOS adjust)</li> <li>0: Sink current = Level 0 (Min.)</li> <li>1: Sink current = Level 1 (Max.)</li> </ul>
Bit 3	<ul> <li>PFNS3: PF3 sink current selection (NMOS adjust)</li> <li>0: Sink current = Level 0 (Min.)</li> <li>1: Sink current = Level 1 (Max.)</li> </ul>
Bit 2	<ul> <li>PFNS2: PF2 sink current selection (NMOS adjust)</li> <li>0: Sink current = Level 0 (Min.)</li> <li>1: Sink current = Level 1 (Max.)</li> </ul>
Bit 1	<ul> <li>PFNS1: PF1 sink current selection (NMOS adjust)</li> <li>0: Sink current = Level 0 (Min.)</li> <li>1: Sink current = Level 1 (Max.)</li> </ul>
Bit 0	<ul> <li>PFNS0: PF0 sink current selection (NMOS adjust)</li> <li>0: Sink current = Level 0 (Min.)</li> <li>1: Sink current = Level 1 (Max.)</li> </ul>



### **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

#### **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. These devices include Port "x" Output Function Selection register "n", labeled as PxSn, and Input Function Selection register "i", labeled as IFSi, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INTn, xTCKn, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register					Bit			
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
PCS1	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
PDS0	_	_	_	_	PDS03	PDS02	PDS01	PDS00
IFS0	_	SDAPS	SCLPS	RXPS	PTCK0PS1	PTCK0PS0	CTCK0PS1	CTCK0PS0

Pin-shared Function Selection Register List - BS82C16CA

Register	Bit									
Name	7	6	5	4	3	2	1	0		
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00		
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10		
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00		
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10		
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00		
PCS1	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10		
PDS0	_	_	_	_	PDS03	PDS02	PDS01	PDS00		
PES0	PES07	PES06	PES05	PES04	PES03	PES02	PES01	PES00		

Rev. 1.30 83 September 29, 2024



Register				В	it			
Name	7	6	5	4	3	2	1	0
PES1	PES17	PES16	PES15	PES14	PES13	PES12	PES11	PES10
PFS0	PFS07	PFS06	PFS05	PFS04	PFS03	PFS02	PFS01	PFS00
PFS1	PFS17	PFS16	PFS15	PFS14	PFS13	PFS12	PFS11	PFS10
IFS0	CTCK1PS1	CTCK1PS0	CTCK0PS2	CTCK0PS1	CTCK0PS0	RXPS2	RXPS1	RXPS0
IFS1	INT0PS	D6	D5	PTCK1PS1	PTCK1PS0	PTCK0PS2	PTCK0PS1	PTCK0PS0
IFS2	SDAPS2	SDAPS1	SDAPS0	SCLPS2	SCLPS1	SCLPS0	D1	D0

### Pin-shared Function Selection Register List - BS82D20CA

# • PAS0 Register - BS82C16CA

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 Pin-Shared function selection

00: PA3

01: SSEG3/SCOM3

10: SDA 11: RX/TX

Bit 5~4 PAS05~PAS04: PA2 Pin-Shared function selection

00: PA2

01: SSEG2/SCOM2

10: PA2 11: PA2

Bit 3~2 PAS03~PAS02: PA1 Pin-Shared function selection

00: PA1/CTCK0 01: SSEG1/SCOM1

10: CTP0B 11: PA1/CTCK0

Bit 1~0 PAS01~PAS00: PA0 Pin-Shared function selection

00: PA0/PTCK0 01: SSEG0/SCOM0 10: PA0/PTCK0 11: PA0/PTCK0

## • PAS0 Register – BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 Pin-Shared function selection

00: PA3/INT1 01: SSEG3/SCOM3

10: SDA

11: RX/TX

Rev. 1.30 84 September 29, 2024



Bit 5~4 PAS05~PAS04: PA2 Pin-Shared function selection

00: PA2

01: SSEG2/SCOM2

10: PA2 11: PA2

Bit 3~2 PAS03~PAS02: PA1 Pin-Shared function selection

00: PA1/CTCK0/PTCK0

01: SSEG1/SCOM1

10: KEY20 11: CTP0B

Bit 1~0 PAS01~PAS00: PA0 Pin-Shared function selection

00: PA0/PTCK0 01: SSEG0/SCOM0 10: PA0/PTCK0 11: PA0/PTCK0

## • PAS1 Register - BS82C16CA

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS17~PAS16: PA7 Pin-Shared function selection

00: PA7

01: SSEG7/SCOM7

10: SCL 11: TX

Bit 5~4 PAS15~PAS14: PA6 Pin-Shared function selection

00: PA6

01: SSEG6/SCOM6

10: PTP0

11: XT2

Bit 3~2 PAS13~PAS12: PA5 Pin-Shared function selection

00: PA5

01: SSEG5/SCOM5

10: CTP0

11: XT1

Bit 1~0 PAS11~PAS10: PA4 Pin-Shared function selection

00: PA4/INT0/CTCK0 01: SSEG4/SCOM4

10: PTP0

11: PA4/INT0/CTCK0

### PAS1 Register – BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS17~PAS16: PA7 Pin-Shared function selection

00: PA7

01: SSEG7/SCOM7

10: SCL 11: TX

Bit 5~4 PAS15~PAS14: PA6 Pin-Shared function selection

00: PA6

01: SSEG6/SCOM6

10: PTP0 11: XT2

Bit 3~2 PAS13~PAS12: PA5 Pin-Shared function selection

00: PA5

01: SSEG5/SCOM5

10: CTP0 11: XT1

Bit 1~0 PAS11~PAS10: PA4 Pin-Shared function selection

00: PA4/INT0/CTCK0

01: SSEG4/SCOM4

10: KEY19

11: PTP0

## • PBS0 Register - BS82C16CA

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PBS07~PBS06: PB3 Pin-Shared function selection

00: PB3

01: SSEG11/SCOM11

10: KEY4 11: PB3

Bit 5~4 PBS05~PBS04: PB2 Pin-Shared function selection

00: PB2

01: SSEG10/SCOM10

10: KEY3

11: PB2

Bit 3~2 PBS03~PBS02: PB1 Pin-Shared function selection

00: PB1

01: SSEG9/SCOM9

10: KEY2

11: PB1

Bit 1~0 PBS01~PBS00: PB0 Pin-Shared function selection

00: PB0

01: SSEG8/SCOM8

10: KEY1 11: PB0

## • PBS0 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PBS07~PBS06: PB3 Pin-Shared function selection

00: PB3

01: SSEG11/SCOM11

10: KEY4

11: PTP1B



Bit 5~4 **PBS05~PBS04**: PB2 Pin-Shared function selection

00: PB2

01: SSEG10/SCOM10

10: KEY3 11: PB2

Bit 3~2 **PBS03~PBS02**: PB1 Pin-Shared function selection

00: PB1

01: SSEG9/SCOM9

10: KEY2 11: PB1

Bit 1~0 **PBS01~PBS00**: PB0 Pin-Shared function selection

00: PB0

01: SSEG8/SCOM8

10: KEY1 11: PB0

## • PBS1 Register - BS82C16CA

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PBS17~PBS16**: PB7 Pin-Shared function selection

00: PB7/CTCK0

01: SSEG15/SCOM15

10: KEY8 11: CTP0

Bit 5~4 **PBS15~PBS14**: PB6 Pin-Shared function selection

00: PB6

01: SSEG14/SCOM14

10: KEY7

11: CTP0B

Bit 3~2 **PBS13~PBS12**: PB5 Pin-Shared function selection

00: PB5

01: SSEG13/SCOM13

10: KEY6

11: PB5

Bit 1~0 **PBS11~PBS10**: PB4 Pin-Shared function selection

00: PB4

01: SSEG12/SCOM12

10: KEY5 11: PB4

### • PBS1 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PBS17~PBS16**: PB7 Pin-Shared function selection

00: PB7/CTCK0

01: SSEG15/SCOM15

10: KEY8

11: CTP0

Bit 5~4 **PBS15~PBS14**: PB6 Pin-Shared function selection

00: PB6

01: SSEG14/SCOM14

10: KEY7 11: CTP0B

Bit 3~2 **PBS13~PBS12**: PB5 Pin-Shared function selection

00: PB5/PTCK1

01: SSEG13/SCOM13

10: KEY6

11: PB5/PTCK1

Bit 1~0 **PBS11~PBS10**: PB4 Pin-Shared function selection

00: PB4

01: SSEG12/SCOM12

10: KEY5

11: PTP1

## • PCS0 Register - BS82C16CA

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS07~PCS06: PC3 Pin-Shared function selection

00: PC3

01: SSEG19/SCOM19

10: KEY12 11: SDA

Bit 5~4 PCS05~PCS04: PC2 Pin-Shared function selection

00: PC2

01: SSEG18/SCOM18

10: KEY11

11: SCL

Bit 3~2 PCS03~PCS02: PC1 Pin-Shared function selection

00: PC1

01: SSEG17/SCOM17

10: KEY10

11: TX

Bit 1~0 **PCS01~PCS00**: PC0 Pin-Shared function selection

00: PC0

01: SSEG16/SCOM16

10: KEY9 11: RX/TX

## • PCS0 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS07~PCS06: PC3 Pin-Shared function selection

00: PC3

01: SSEG19/SCOM19

10: KEY14

11: SDA



Bit 5~4 PCS05~PCS04: PC2 Pin-Shared function selection

00: PC2

01: SSEG18/SCOM18

10: KEY13 11: SCL

Bit 3~2 **PCS03~PCS02**: PC1 Pin-Shared function selection

00: PC1

01: SSEG17/SCOM17

10: KEY12

11: TX

Bit 1~0 PCS01~PCS00: PC0 Pin-Shared function selection

00: PC0

01: SSEG16/SCOM16

10: KEY11

11: RX/TX

## • PCS1 Register - BS82C16CA

Bit	7	6	5	4	3	2	1	0
Name	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS17~PCS16: PC7 Pin-Shared function selection

00: PC7/PTCK0

01: SSEG23/SCOM23

10: KEY16 11: CTP0

Bit 5~4 PCS15~PCS14: PC6 Pin-Shared function selection

00: PC6

01: SSEG22/SCOM22

10: KEY15

11: PTP0

Bit 3~2 PCS13~PCS12: PC5 Pin-Shared function selection

00: PC5/PTCK0

01: SSEG21/SCOM21

10: KEY14

11: CTP0B

Bit 1~0 PCS11~PCS10: PC4 Pin-Shared function selection

00: PC4

01: SSEG20/SCOM20

10: KEY13

11: PTP0B

### • PCS1 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS17~PCS16: PC7 Pin-Shared function selection

00: PC7/PTCK0

01: SSEG23/SCOM23

10: KEY18

11: CTP0



Bit 5~4 PCS15~PCS14: PC6 Pin-Shared function selection

00: PC6

01: SSEG22/SCOM22

10: KEY17 11: PTP0

Bit 3~2 PCS13~PCS12: PC5 Pin-Shared function selection

00: PC5/PTCK0

01: SSEG21/SCOM21

10: KEY16

11: CTP0B

Bit 1~0 PCS11~PCS10: PC4 Pin-Shared function selection

00: PC4

01: SSEG20/SCOM20

10: KEY15

11: PTP0B

## • PDS0 Register - BS82C16CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PDS03	PDS02	PDS01	PDS00
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **PDS03~PDS02**: PD1 Pin-Shared function selection

00: PD1

01: SSEG25/SCOM25

10: CTP1B

11: PD1

Bit 1~0 PDS01~PDS00: PD0 Pin-Shared function selection

00: PD0/CTCK1

01: SSEG24/SCOM24

10: CTP1

11: PD0/CTCK1

## • PDS0 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PDS03	PDS02	PDS01	PDS00
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **PDS03~PDS02**: PD1 Pin-Shared function selection

00: PD1

01: SSEG25/SCOM25

10: KEY10

11: CTP1B

Bit 1~0 PDS01~PDS00: PD0 Pin-Shared function selection

00: PD0/CTCK1

01: SSEG24/SCOM24

10: KEY9

11: CTP1



### PES0 Register – BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PES07	PES06	PES05	PES04	PES03	PES02	PES01	PES00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PES07~PES06**: PE3 Pin-Shared function selection

00: PE3

01: SSEG29/SCOM29

10: SCL

11: PTP1B

Bit 5~4 PES05~PES04: PE2 Pin-Shared function selection

00: PE2

01: SSEG28/SCOM28

10: SDA 11: PTP1

Bit 3~2 **PES03~PES02**: PE1 Pin-Shared function selection

00: PE1

01: SSEG27/SCOM27

10: TX 11: PE1

Bit 1~0 **PES01~PES00**: PE0 Pin-Shared function selection

00: PE0/PTCK1

01: SSEG26/SCOM26

10: RX/TX 11: PE0/PTCK1

### • PES1 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PES17	PES16	PES15	PES14	PES13	PES12	PES11	PES10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PES17~PES16**: PE7 Pin-Shared function selection

00: PE7

01: SSEG33/SCOM33

10: SDA 11: RX/TX

Bit 5~4 **PES15~PES14**: PE6 Pin-Shared function selection

00: PE6

01: SSEG32/SCOM32

10: SCL 11: CTP0

Bit 3~2 **PES13~PES12**: PE5 Pin-Shared function selection

00: PE5/CTCK0

01: SSEG31/SCOM31

10: CTP0B

11: CTP0

Bit 1~0 **PES11~PES10**: PE4 Pin-Shared function selection

00: PE4/INT0/CTCK0

01: SSEG30/SCOM30

10: PTP0

11: PE4/INT0/CTCK0

## • PFS0 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PFS07	PFS06	PFS05	PFS04	PFS03	PFS02	PFS01	PFS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PFS07~PFS06**: PF3 Pin-Shared function selection

00: PF3/PTCK1

01: CTP0B

10: CTP1

11: TX

Bit 5~4 **PFS05~PFS04**: PF2 Pin-Shared function selection

00: PF2/PTCK0

01: CTP0

10: CTP1B

11: RX/TX

Bit 3~2 **PFS03~PFS02**: PF1 Pin-Shared function selection

00: PF1/CTCK1

01: PTP0B

10: PTP1

11: SCL

Bit 1~0 **PFS01~PFS00**: PF0 Pin-Shared function selection

00: PF0/CTCK0

01: PTP0

10: PTP1B

11: SDA

### PFS1 Register – BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	PFS17	PFS16	PFS15	PFS14	PFS13	PFS12	PFS11	PFS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### Bit 7~6 **PFS17~PFS16**: PF7 Pin-Shared function selection

00: PF7

01: SDA

10: TX

11: PTP0

### Bit 5~4 **PFS15~PFS14**: PF6 Pin-Shared function selection

00: PF6

01: SCL

10: RX/TX

11: CTP1B

## Bit 3~2 **PFS13~PFS12**: PF5 Pin-Shared function selection

00: PF5/CTCK1

01: PF5/CTCK1

10: TX

11: PF5/CTCK1

## Bit 1~0 **PFS11~PFS10**: PF4 Pin-Shared function selection

00: PF4

01: CTP1

10: RX/TX

11: PF4



### • IFS0 Register - BS82C16CA

Bit	7	6	5	4	3	2	1	0
Name	_	SDAPS	SCLPS	RXPS	PTCK0PS1	PTCK0PS0	CTCK0PS1	CTCK0PS0
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 SDAPS: SDA input source pin selection

0: PA3 1: PC3

Bit 5 SCLPS: SCL input source pin selection

0: PA7 1: PC2

Bit 4 **RXPS**: RX/TX input source pin selection

0: PA3 1: PC0

Bit 3~2 PTCK0PS1~PTCK0PS0: PTCK0 input source pin selection

00: PA0 01: PC5 10: PC7 11: PA0

Bit 1~0 CTCK0PS1~CTCK0PS0: CTCK0 input source pin selection

00: PA4 01: PA1 10: PB7 11: PA4

## • IFS0 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	CTCK1PS1	CTCK1PS0	CTCK0PS2	CTCK0PS1	CTCK0PS0	RXPS2	RXPS1	RXPS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 CTCK1PS1~CTCKPS0: CTCK1 input source pin selection

00: PD0 01: PF1 10: PF5 11: PD0

Bit 5~3 CTCK0PS2~CTCK0PS0: CTCK0 input source pin selection

000: PA4 001: PA1 010: PB7 011: PF0 100: PE4 101: PE5 110: PA4 111: PA4

Bit 2~0 **RXPS2~RXPS0**: RX/TX input source pin selection

000: PA3 001: PC0 010: PE0 011: PF2 100: PE7 101: PF4 110: PF6 111: PA3



## • IFS1 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	INT0PS	D6	D5	PTCK1PS1	PTCK1PS0	PTCK0PS2	PTCK0PS1	PTCK0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **INT0PS0**: INT0 input source pin selection

0: PA4

1: PE4

Bit 6~5 **D6~D5**: Reserved bit, must be fixed at "00"

Bit 4~3 PTCK1PS1~PTCK1PS0: PTCK1 input source pin selection

00: PB5 01: PE0 10: PF3

11: PB5

Bit 2~0 PTCK0PS2~PTCK0PS0: PTCK0 input source pin selection

000: PA0 001: PA1 010: PC5 011: PC7 100: PF2 101: PA0 110: PA0 111: PA0

## • IFS2 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	SDAPS2	SDAPS1	SDAPS0	SCLPS2	SCLPS1	SCLPS0	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

## Bit 7~5 SDAPS0: SDA input source pin selection

000: PA3 001: PC3 010: PE2 011: PF0 100: PE7 101: PF7 110: PA3

111: PA3

Bit 4~2 SCLPS0: SCL input source pin selection


000: PA7 001: PC2 010: PE3 011: PF1 100: PE6 101: PF6 110: PA7 111: PA7

Bit 1~0 **D1~D0**: Reserved bit, must be fixed at "00"



### I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



## **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to set some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake these devices up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be set to have this function.

Rev. 1.30 95 September 29, 2024

## **Timer Modules - TM**

One of the most fundamental functions in any microcontroller devices is the ability to control and measure time. To implement time related functions the devices include several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact and Periodic Type TM sections.

## Introduction

These devices contain several TMs and each individual TM can be categorised as a certain type, namely Compact Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact and Periodic TMs will be described in this section. The detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

Function	СТМ	PTM
Timer/Counter	√	√
Compare Match Output	√	√
PWM Output	√	√
Single Pulse Output	_	√
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

**TM Function Summary** 

Device	СТМ	PTM		
BS82C16CA	CTM0, CTM1	PTM0		
BS82D20CA	CTM0, CTM1	PTM0, PTM1		

TM Name/Type Summary

## **TM Operation**

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

#### **TM Clock Source**

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the  $xTnCK2\sim xTnCK0$  bits in the xTMn control registers, where "x" stands for C or P type TM and "n" stands for the specific TM serial number. The clock source can be a ratio of the system clock  $f_{SYS}$  or the internal high clock  $f_{H}$ , the  $f_{SUB}$  clock source or the external xTCKn pin. The xTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

Rev. 1.30 96 September 29, 2024



## **TM Interrupts**

Each Compact or Periodic type TM has two internal interrupts, one for each of the internal comparator A or comparator P, which generates a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

#### **TM External Pins**


Each of the TMs, irrespective of what type, has one input pin with the label xTCKn. The xTMn input pin, xTCKn, is essentially a clock source for the xTMn and is selected using the xTnCK2~xTnCK0 bits in the xTMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCKn input pin can be chosen to have either a rising or falling active edge. The PTCKn pin is also used as the external trigger input pin in single pulse output mode for the PTMn.

The TMs each has two output pins with label xTPn and the xTPnB. When the TM is in the Compare Match Output Mode, the xTPnB pin can be controlled by the xTMn to switch to a high or low level or to toggle when a compare match situation occurs. The xTPnB pin output is the inverted signal of the xTPn. The external output pins are also the pins where the TM generates the PWM output waveform.


As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be selected using the relevant pin-shared function selection bits described in the Pin-shared Function section.

Device		СТМ	PTM		
Device	Input	Output	Input	Output	
BS82C16CA	CTCK0; CTCK1	CTP0, CTP0B; CTP1, CTP1B	PTCK0	PTP0, PTP0B	
BS82D20CA	(21)20()		PTCK0 PTCK1	PTP0, PTP0B; PTP1, PTP1B	

**TM External Pins** 



CTM Function Pin Block Diagram (n=0~1)




PTM Function Pin Block Diagram (n=0~1)

Rev. 1.30 97 September 29, 2024

## **Programming Considerations**

The TM Counter Registers and the Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMAL and PTMnRPL, using the following access procedures. Accessing the CCRA and CCRP low byte registers without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:

- · Writing Data to CCRA or CCRP
  - Step 1. Write data to Low Byte xTMnAL or PTMnRPL
    - Note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte xTMnAH or PTMnRPL
    - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers, CCRA or CCRP
  - Step 1. Read data from the High Byte xTMnDH, xTMnAH or PTMnRPH
    - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - Step 2. Read data from the Low Byte xTMnDL, xTMnAL or PTMnRPL
    - This step reads data from the 8-bit buffer.


Rev. 1.30 98 September 29, 2024



# Compact Type TM - CTM

The Compact TM type contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TMs can also be controlled with an external input pin and can drive two external output pins.

Device	CTM Core	CTM Input Pins	CTM Output Pins
BS82C16CA	10-bit CTM	CTCK0 CTCK1	CTP0, CTP0B CTP1, CTP1B
BS82D20CA	(CTM0, CTM1)	CTCK0 CTCK1	CTP0, CTP0B CTP1, CTP1B



Note: 1. As the CTMn external pins are pin-shared with other functions, so before using the CTMn function the relevant pin-shared function registers must be set properly to enable the CTMn pin function. The CTCKn pins, if used, must also be set as an imput by setting the corresponding bits in the port control register.

2. The CTPnB is the inverted signal of the CTPn.

10-bit Compact Type TM Block Diagram (n=0~1)

### **Compact Type TM Operation**

The size of Compact TM is 10-bit wide ande its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is three bits wide whose value is compared with the highest 3 bits in the counter while the CCRA is the 10 bits and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTMn interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

### **Compact Type TM Register Description**

Overall operation of the Compact TM is controlled using several registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Rev. 1.30 99 September 29, 2024



Register	Bit							
Name	7	6	5	4	3	2	1	0
CTMnC0	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0
CTMnC1	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR
CTMnDL	D7	D6	D5	D4	D3	D2	D1	D0
CTMnDH	_	_	_	_	_	_	D9	D8
CTMnAL	D7	D6	D5	D4	D3	D2	D1	D0
CTMnAH	_	_	_	_	_	_	D9	D8

10-bit Compact TM Register List (n=0~1)

## CTMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTnPAU: CTMn Counter Pause Control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 CTnCK2~CTnCK0: Select CTMn Counter clock

 $\begin{array}{c} 000: \, f_{SYS}/4 \\ 001: \, f_{SYS} \\ 010: \, f_{H}/16 \\ 011: \, f_{H}/64 \\ 100: \, f_{SUB} \\ 101: \, f_{SUB} \end{array}$ 

110: CTCKn rising edge clock111: CTCKn falling edge clock

These three bits are used to select the clock source for the CTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 CTnON: CTMn Counter On/Off Control

0: Off 1: On

This bit controls the overall on/off function of the CTMn. Setting the bit high enables the counter to run, clearing the bit disables the CTMn. Clearing this bit to zero will stop the counter from counting and turn off the CTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the CTMn is in the Compare Match Output Mode or the PWM Output Mode then the CTMn output pin will be reset to its initial condition, as specified by the CTnOC bit, when the CTnON bit changes from low to high.

Rev. 1.30 September 29, 2024



## Bit 2~0 CTnRP2~CTnRP0: CTMn CCRP 3-bit register, compared with the CTMn Counter

bit 9 ~ bit 7 Comparator P Match Period=

000: 1024 CTMn clocks 001: 128 CTMn clocks 010: 256 CTMn clocks 011: 384 CTMn clocks 100: 512 CTMn clocks 101: 640 CTMn clocks 110: 768 CTMn clocks 111: 896 CTMn clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTnCCLR bit is set to zero. Setting the CTnCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

#### CTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### Bit 7~6 CTnM1~CTnM0: Select CTMn Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the CTMn. To ensure reliable operation the CTMn should be switched off before any changes are made to the CTnM1 and CTnM0 bits. In the Timer/Counter Mode, the CTMn output pin state is undefined.

## Bit 5~4 CTnIO1~CTnIO0: Select CTMn external pin function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM Output inactive state

01: PWM Output active state

10: PWM output

11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the CTMn output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTMn is running.

In the Compare Match Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTMn output pin changes state when a compare match occurs from the Comparator A. The CTMn output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTMn output pin should be setup using the CTnOC bit in the CTnMC1 register. Note that



the output level requested by the CTnIO1 and CTnIO0 bits must be different from the initial value setup using the CTnOC bit otherwise no change will occur on the CTMn output pin when a compare match occurs. After the CTMn output pin changes state it can be reset to its initial level by changing the level of the CTnON bit from low to high.

In the PWM Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTMn output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to change the values of the CTnIO1 and CTnIO0 bits only after the CTMn has been switched off. Unpredictable PWM outputs will occur if the CTnIO1 and CTnIO0 bits are changed when The CTMn is running.

Bit 3 CTnOC: CTPn Output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode

0: Active low

1: Active high

This is the output control bit for the CTMn output pin. Its operation depends upon whether CTMn is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTMn output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 **CTnPOL**: CTPn Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the CTPn output pin. When the bit is set high the CTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTMn is in the Timer/Counter Mode.

Bit 1 CTnDPX: CTMn PWM period/duty Control

0: CCRP - period, CCRA - duty

1: CCRP - duty; CCRA - period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 CTnCCLR: Select CTMn Counter clear condition

0: CTMn Comparatror P match

1: CTMn Comparatror A match

This bit is used to select the method which clears the counter. Remember that the CTMn contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTnCCLR bit is not used in the PWM Output Mode.

Rev. 1.30 102 September 29, 2024



## CTMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTMn Counter Low Byte Register bit  $7 \sim$  bit 0 CTMn 10-bit Counter bit  $7 \sim$  bit 0

## • CTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1 \sim 0$  **D9~D8**: CTMn Counter High Byte Register bit  $1 \sim$  bit 0

CTMn 10-bit Counter bit  $9 \sim bit 8$ 

### • CTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTMn CCRA Low Byte Register bit  $7 \sim$  bit 0 CTMn 10-bit CCRA bit  $7 \sim$  bit 0

## • CTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: CTMn CCRA High Byte Register bit  $1 \sim$  bit 0

CTMn 10-bit CCRA bit  $9 \sim bit 8$ 

Rev. 1.30 September 29, 2024



## **Compact Type TM Operating Modes**

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTnM1 and CTnM0 bits in the CTMnC1 register.

#### **Compare Match Output Mode**


To select this mode, bits CTnM1 and CTnM0 in the CTnMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMnAF and CTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the CTnCCLR bit in the CTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTnCCLR is high no CTMnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the CTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTMn output pin will change state. The CTMn output pin condition however only changes state when a CTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTMn output pin. The way in which the CTMn output pin changes state are determined by the condition of the CTnIO1 and CTnIO0 bits in the CTMnC1 register. The CTMn output pin can be selected using the CTnIO1 and CTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTMn output pin, which is setup after the CTnON bit changes from low to high, is setup using the CTnOC bit. Note that if the CTnIO1 and CTnIO0 bits are zero then no pin change will take place.

Rev. 1.30 104 September 29, 2024






Compare Match Output Mode - CTnCCLR=0 (n=0~1)

Note: 1. With CTnCCLR=0, a Comparator P match will clear the counter

- 2. The CTMn output pin controlled only by the CTMnAF flag
- 3. The output pin reset to initial state by a CTnON bit rising edge



Compare Match Output Mode - CTnCCLR=1 (n=0~1)

Note: 1. With CTnCCLR=1, a Comparator A match will clear the counter

- 2. The CTMn output pin controlled only by the CTMnAF flag
- 3. The output pin reset to initial state by a CTnON rising edge
- 4. The CTMnPF flags is not generated when CTnCCLR=1

Rev. 1.30 106 September 29, 2024



#### **Timer/Counter Mode**

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTMn output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTMn output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

#### **PWM Output Mode**

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 10 respectively. The PWM function within the CTMn is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTnDPX bit in the CTMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTnOC bit in the CTMnC1 register is used to select the required polarity of the PWM waveform while the two CTnIO1 and CTnIO0 bits are used to enable the PWM output or to force the CTMn output pin to a fixed high or low level. The CTnPOL bit is used to reverse the polarity of the PWM output waveform.

#### • CTMn, PWM Output Mode, Edge-aligned Mode, CTnDPX=0

CCRP	1~7	0			
Period	CCRP×128	1024			
Duty	CCRA				

If f<sub>SYS</sub>=8MHz, CTMn clock source is f<sub>SYS</sub>/4, CCRP=100b, CCRA=128,

The CTMn PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=3.9063$ kHz, duty=128/512=25%.


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

### • CTMn, PWM Output Mode, Edge-aligned Mode, CTnDPX=1

CCRP	1~7	0		
Period	CCRA			
Duty	CCRP×128	1024		

The PWM output period is determined by the CCRA register value together with the CTMn clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.30 107 September 29, 2024




Note: 1. Here CTnDPX=0 - Counter cleared by CCRP

- 2. A counter clear sets PWM Period
- 3. The internal PWM function continues running even when CTnIO[1:0]=00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation

Rev. 1.30 108 September 29, 2024





Note: 1. Here CTnDPX=1 - Counter cleared by CCRA


- 2. A counter clear sets PWM Period
- 3. The internal PWM function continues even when CTnIO[1:0]=00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation



# Periodic Type TM - PTM

The Periodic Type TM contains four operating modes, which are Compare Match Output, Timer/Event Counter, Single Pulse Output and PWM Output modes. The Periodic TM can also be controlled with one external input pin and can drive two external output pins.

Device	PTM Core	PTM Input Pins	PTM Output Pins
BS82C16CA	10-bit PTM (PTM0)	PTCK0, PTP0I	PTP0, PTP0B
BS82D20CA	10-bit PTM (PTM0, PTM1)	PTCK0, PTP0I PTCK1, PTP1I	PTP0, PTP0B PTP1, PTP1B



Note: 1. The PTMn external pins are pin-shared with other functions, so before using the PTMn function, ensure that the pin-shared function registers have be set properly to enable the PTMn pin function. The PTCKn pin, if used, must also be set as an input by setting the corresponding bits in the port control register.

2. The PTPnB is the inverted signal of the PTPn.

10-bit Periodic Type TM Block Diagram (n=0~1)

#### **Periodic Type TM Operation**

The size of Periodic TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP and CCRA comparators are 10-bit wide whose value is compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program is to clear the counter by changing the PTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTMn interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including two input pins and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

## **Periodic Type TM Register Description**

Overall operation of the Periodic TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.



Register		Bit										
Name	7	6	5	4	3	2	1	0				
PTMnC0	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_				
PTMnC1	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	D1	PTnCCLR				
PTMnDL	D7	D6	D5	D4	D3	D2	D1	D0				
PTMnDH	_	_	_	_	_	_	D9	D8				
PTMnAL	D7	D6	D5	D4	D3	D2	D1	D0				
PTMnAH	_	_	_	_	_	_	D9	D8				
PTMnRPL	PTnRP7	PTnRP6	PTnRP5	PTnRP4	PTnRP3	PTnRP2	PTnRP1	PTnRP0				
PTMnRPH	_	_	_	_	_	_	PTnRP9	PTnRP8				

10-bit Periodic TM Register List (n=0~1)

## PTMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	_	_	_

Bit 7 **PTnPAU**: PTMn counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

# Bit 6~4 **PTnCK2~PTnCK0**: PTMn counter clock selection

 $\begin{array}{c} 000: \ f_{SYS}/4 \\ 001: \ f_{SYS} \\ 010: \ f_H/16 \\ 011: \ f_H/64 \\ 100: \ f_{SUB} \\ 101: \ f_{SUB} \end{array}$ 

110: PTCKn rising edge clock111: PTCKn falling edge clock

These three bits are used to select the clock source for the PTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

## Bit 3 **PTnON**: PTMn counter on/off control

0: Off 1: On

This bit controls the overall on/off function of the PTMn. Setting the bit high enables the counter to run while clearing the bit disables the PTMn. Clearing this bit to zero will stop the counter from counting and turn off the PTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the PTMn is in the Compare Match Output Mode or PWM output Mode or Single Pulse Output Mode, then the PTMn output pin will be reset to its initial condition, as specified by the PTnOC bit, when the PTnON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



#### • PTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	D1	PTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PTnM1~PTnM0**: PTMn operating mode selection

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTMn. To ensure reliable operation the PTMn should be switched off before any changes are made to the PTnM1 and PTnM0 bits. In the Timer/Counter Mode, the PTMn output pin state is undefined.

Bit 5~4 **PTnIO1~PTnIO0**: PTMn external pin function selection

Compare Match Output Mode

00: No change 01: Output low 10: Output high 11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state 01: PWM output active state

10: PWM output

11: Single Pulse Output

Timer/Counter Mode

Unused

These two bits are used to determine how the PTMn output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTMn is running.

In the Compare Match Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a compare match occurs from the Comparator A. The PTMn output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTMn output pin should be setup using the PTnOC bit in the PTMnC1 register. Note that the output level requested by the PTnIO1 and PTnIO0 bits must be different from the initial value setup using the PTnOC bit otherwise no change will occur on the PTMn output pin when a compare match occurs. After the PTMn output pin changes state, it can be reset to its initial level by changing the level of the PTnON bit from low to high.

In the PWM Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a certain compare match condition occurs. The PTMn output function is modified by changing these two bits. It is necessary to change the values of the PTnIO1 and PTnIO0 bits only after the PTMn has been switched off. Unpredictable PWM outputs will occur if the PTnIO1 and PTnIO0 bits are changed when the PTMn is running.



Bit 3 **PTnOC**: PTMn PTPn output control

Compare Match Output Mode

0: Initial low1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low 1: Active high

This is the output control bit for the PTMn output pin. Its operation depends upon whether PTMn is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the PTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTMn output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTMn output pin when the PTnON bit changes from low to high.

Bit 2 **PTnPOL**: PTMn PTPn output polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the PTPn output pin. When the bit is set high the PTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTMn is in the Timer/Counter Mode.

Bit 1 **D1**: Reserved bit, must be fixed at "0"

Bit 0 **PTnCCLR**: PTMn counter clear condition selection

0: Comparator P match

1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTnCCLR bit is not used in the PWM Output or Single Pulse Output Mode.

### PTMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit  $7\sim 0$  **D7\simD0**: PTMn Counter Low Byte Register bit  $7\sim$  bit 0 PTMn 10-bit Counter bit  $7\sim$  bit 0

# • PTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **D9\simD8**: PTMn Counter High Byte Register bit  $1\sim$  bit 0

PTMn 10-bit Counter bit 9 ~ bit 8



# • PTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn CCRA Low Byte Register bit  $7 \sim$  bit 0 PTMn 10-bit CCRA bit  $7 \sim$  bit 0

# • PTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn CCRA High Byte Register bit  $1 \sim$  bit  $0 \sim$ 

PTMn 10-bit CCRA bit  $9 \sim bit 8$ 

## • PTMnRPL Register

Bit	7	6	5	4	3	2	1	0
Name	PTnRP7	PTnRP6	PTnRP5	PTnRP4	PTnRP3	PTnRP2	PTnRP1	PTnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **PTnRP7~PTnRP0**: PTMn CCRP Low Byte Register bit 7 ~ bit 0 PTMn 10-bit CCRP bit 7 ~ bit 0

#### • PTMnRPH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	PTnRP9	PTnRP8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **PTnRP9~PTnRP8**: PTMn CCRP High Byte Register bit  $1\sim$  bit 0

PTMn 10-bit CCRP bit 9 ~ bit 8



## **Periodic Type TM Operation Modes**

The Periodic Type TM can operate in one of four operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode or Timer/Counter Mode. The operating mode is selected using the PTnM1 and PTnM0 bits in the PTMnC1 register.


#### **Compare Match Output Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMnAF and PTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTnCCLR bit in the PTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTnCCLR is high no PTMnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the PTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTMn output pin will change state. The PTMn output pin condition however only changes state when a PTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTMn output pin. The way in which the PTMn output pin changes state are determined by the condition of the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The PTMn output pin can be selected using the PTnIO1 and PTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTMn output pin, which is setup after the PTnON bit changes from low to high, is setup using the PTnOC bit. Note that if the PTnIO1 and PTnIO0 bits are zero then no pin change will take place.




Compare Match Output Mode - PTnCCLR=0 (n=0~1)

Note: 1. With PTnCCLR=0, a Comparator P match will clear the counter

- 2. The PTMn output pin is controlled only by the PTMnAF flag
- 3. The output pin is reset to its initial state by a PTnON bit rising edge





Compare Match Output Mode - PTnCCLR=1 (n=0~1)

Note: 1. With PTnCCLR=1, a Comparator A match will clear the counter

- 2. The PTMn output pin is controlled only by the PTMnAF flag
- 3. The output pin is reset to its initial state by a PTnON bit rising edge
- 4. A PTMnPF flag is not generated when PTnCCLR=1



#### **Timer/Counter Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to "11" respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTMn output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTMn output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

#### **PWM Output Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to "10" respectively. The PWM function within the PTMn is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the PTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTnCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTnOC bit in the PTMnC1 register is used to select the required polarity of the PWM waveform while the two PTnIO1 and PTnIO0 bits are used to enable the PWM output or to force the PTMn output pin to a fixed high or low level. The PTnPOL bit is used to reverse the polarity of the PWM output waveform.

#### • 10-bit PWM Output Mode, Edge-aligned Mode


CCRP	1~1023	0			
Period	1~1023	1024			
Duty	CCRA				

If f<sub>SYS</sub>=16MHz, PTMn clock source select f<sub>SYS</sub>/4, CCRP=512 and CCRA=128,

The PTMn PWM output frequency =  $(f_{SYS}/4)/512=f_{SYS}/2048=7.8125$ kHz, duty=128/512=25%,

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.





Note: 1. The counter is cleared by CCRP


- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when PTnIO[1:0]=00 or 01
- 4. The PTnCCLR bit has no influence on PWM operation

#### Single Pulse Output Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to "10" respectively and also the PTnIO1 and PTnIO0 bits should be set to "11" respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTMn output pin.


The trigger for the pulse output leading edge is a low to high transition of the PTnON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the PTnON bit can also be made to automatically change from low to high using the external PTCKn pin, which will in turn initiate the Single Pulse output. When the PTnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTMn interrupt. The counter can only be reset back to zero when the PTnON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTnCCLR is not used in this mode.



Single Pulse Generation (n=0~1)





Single Pulse Output Mode (n=0~1)

Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse triggered by the PTCKn pin or by setting the PTnON bit high
- 4. A PTCKn pin active edge will automatically set the PTnON bit high.
- 5. In the Single Pulse Output Mode, PTnIO[1:0] must be set to "11" and can not be changed

# **Touch Key Function**

These devices provide multiple touch key functions. The touch key function is fully integrated and requires no external components, allowing touch key functions to be implemented by the simple manipulation of internal registers.

# **Touch Key Structure**

The touch keys are pin-shared with the I/O pins, with the desired function chosen via the corresponding selection register bits. Keys are organised into several groups, with each group known as a module and having a module number, M0 to Mn, depending upon which device is selected. Each module is a fully independent set of four Touch Keys and each key has its own oscillator. Each module contains its own control logic circuits and register set. Examination of the register names will reveal the module number it is referring to.

Device	Total Key Number	Touch Key Module	Touch Key
		M0	KEY1~KEY4
BS82C16CA	16	M1	KEY5~KEY8
B302C10CA	10	M2	KEY9~KEY12
		M3	KEY13~KEY16
		M0	KEY1~KEY4
		M1	KEY5~KEY8
BS82D20CA	20	M2	KEY9~KEY12
		M3	KEY13~KEY16
		M4	KEY17~KEY20

**Touch Key Structure** 

# **Touch Key Register Definition**

Each touch key module, which contains four touch key functions, is controlled using several registers. The following table shows the register set for each touch key module. The Mn within the register name refers to the touch key module number.

Register Name	Description
TKTMR	Touch key time slot 8-bit counter preload register
TKC0	Touch key function control register 0
TKC1	Touch key function control register 1
TK16DL	Touch key function 16-bit counter low byte
TK16DH	Touch key function 16-bit counter high byte
TKMn16DL	Touch key module n 16-bit C/F counter low byte
TKMn16DH	Touch key module n 16-bit C/F counter high byte
TKMnROL	Touch key module n reference oscillator capacitor selection low byte
TKMnROH	Touch key module n reference oscillator capacitor selection high byte
TKMnC0	Touch key module n control register 0
TKMnC1	Touch key module n control register 1

Touch Key Function Register Definition (n=0~4)



Register				В	it			
Name	7	6	5	4	3	2	1	0
TKTMR	D7	D6	D5	D4	D3	D2	D1	D0
TKC0	_	TKRCOV	TKST	TKCFOV	TK16OV	TSCS	TK16S1	TK16S0
TKC1	_	_	_	_	_	_	TKFS1	TKFS0
TK16DL	D7	D6	D5	D4	D3	D2	D1	D0
TK16DH	D15	D14	D13	D12	D11	D10	D9	D8
TKMn16DL	D7	D6	D5	D4	D3	D2	D1	D0
TKMn16DH	D15	D14	D13	D12	D11	D10	D9	D8
TKMnROL	D7	D6	D5	D4	D3	D2	D1	D0
TKMnROH	_	_	_	_	_	_	D9	D8
TKMnC0	MnMXS1	MnMXS0	MnDFEN	MnFILEN	MnSOFC	MnSOF2	MnSOF1	MnSOF0
TKMnC1	MnTSS	_	MnROEN	MnKOEN	MnK4EN	MnK3EN	MnK2EN	MnK1EN

Touch Key Function Register List (n=0~4)

#### • TKTMR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Touch key time slot 8-bit counter preload register

The touch key time slot counter preload register is used to determine the touch key time slot overflow time. The time slot unit period is obtained by a 5-bit counter and is equal to 32 time slot clock cycles. Therefore, the time slot counter overflow time is equal to the following equation shown.

Time slot counter overflow time =  $(256\text{-TKTMR}[7:0]) \times 32 \ t_{TSC}$ , where  $t_{TSC}$  is the time slot counter clock period.

#### TKC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	TKRCOV	TKST	TKCFOV	TK16OV	TSCS	TK16S1	TK16S0
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 TKRCOV: Touch key time slot counter overflow flag

0: No overflow occurs
1: Overflow occurs

When this bit is set by touch key time slot counter overflow, the corresponding touch key interrupt request flag will be set. However, if this bit is set by application program, the touch key interrupt request flag will not be affected. Therefore, this bit cannot be set by application program but must be cleared to 0 by application program.

If the module 0 or all module time slot counter, selected by the TSCS bit, overflows, the TKRCOV bit and the Touch Key Interrupt request flag, TKMF, will be set and all module key oscillators and reference oscillators will automatically stop. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be automatically switched off.

Bit 5 TKST: Touch key detection start control

0: Stopped or no operation 0→1: Start detection



In all modules the touch key module 16-bit C/F counter, touch key function 16-bit counter and 5-bit time slot unit period counter will automatically be cleared when this bit is cleared to zero. However, the 8-bit programmable time slot counter will not be cleared. When this bit is changed from low to high, the touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be switched on together with the key and reference oscillators to drive the corresponding counters.

Bit 4 **TKCFOV**: Touch key module 16-bit C/F counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key module 16-bit C/F counter overflow and must be cleared to 0 by application programs.

Bit 3 **TK16OV**: Touch key function 16-bit counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key function 16-bit counter overflow and must be cleared to 0 by application programs.

Bit 2 TSCS: Touch key time slot counter select

0: Each touch key module uses its own time slot counter 1: All touch key modules use Module 0 time slot counter

Bit 1~0 TK16S1~TK16S0: Touch key function 16-bit counter clock source select

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/2 10: f<sub>SYS</sub>/4 11: f<sub>SYS</sub>/8

#### TKC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	TKFS1	TKFS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	1	1

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TKFS1~TKFS0: Touch key oscillator and Reference oscillator frequency select

00: 1MHz 01: 3MHz 10: 7MHz 11: 11MHz

## • TK16DH/TK16DL - Touch Key Function 16-bit Counter Register Pair

Register				TK1	6DH							TK1	6DL			
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key function 16-bit counter value. This 16-bit counter can be used to calibrate the reference or key oscillator frequency. When the touch key time slot counter overflows, this 16-bit counter will be stopped and the counter content will be unchanged. This register pair will be cleared to zero when the TKST bit is cleared to zero.



#### • TKMn16DH/TKMn16DL - Touch Key Module n 16-bit C/F Counter Register Pair

Register				TKMn	16DH	ł						TKMr	16DL			
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key module n 16-bit C/F counter value. This 16-bit C/F counter will be stopped and the counter content will be kept unchanged when the touch key time slot counter overflows. This register pair will be cleared to zero when the TKST bit is cleared to zero.

# • TKMnROH/TKMnROL – Touch Key Module n Reference Oscillator Capacitor Selection Register Pair

Register				TKMr	ROH							TKMı	nROL			
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	_	_	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_			_		0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key module n reference oscillator capacitor value.

The reference oscillator internal capacitor value = (TKMnRO[9:0]×50pF)/1024

## • TKMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	MnMXS1	MnMXS0	MnDFEN	MnFILEN	MnSOFC	MnSOF2	MnSOF1	MnSOF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

#### Bit 7~6 MnMXS1~MnMXS0: Multiplexer Key Selection

Bit		Touch	Key Module N	lumber	
MnMXS[1:0]	MO	M1	M2	М3	M4
00	KEY1	KEY5	KEY9	KEY13	KEY17
01	KEY2	KEY6	KEY10	KEY14	KEY18
10	KEY3	KEY7	KEY11	KEY15	KEY19
11	KEY4	KEY8	KEY12	KEY16	KEY20
BS82C16CA	√	√	√	√	_
BS82D20CA	√	√	√	√	√

Bit 5 MnDFEN: Touch key module n multi-frequency control

0: Disable 1: Enable

This bit is used to control the touch key oscillator frequency doubling function. When this bit is set to 1, the key oscillator frequency will be doubled.

Bit 4 MnFILEN: Touch key module n filter function control

0: Disable 1: Enable

Bit 3 MnSOFC: Touch key module n C-to-F oscillator frequency hopping function control selection

0: Controlled by the MnSOF2~MnSOF0

1: Controlled by hardware circuit



This bit is used to select the touch key oscillator frequency hopping function control method. When this bit is set to 1, the key oscillator frequency hopping function is controlled by the hardware circuit regardless of the MnSOF2~MnSOF0 bits value.

Bit 2~0 MnSOF2~MnSOF0: Touch key module n Reference and Key oscillators hopping frequency selection (when MnSOFC=0)

000: 1.020MHz 001: 1.040MHz 010: 1.059MHz 011: 1.074MHz 100: 1.085MHz 101: 1.099MHz 110: 1.111MHz 111: 1.125MHz

These bits are used to select the touch key oscillator frequency for the hopping function. Note that these bits are only available when the MnSOFC bit is cleared to 0.

The frequencies mentioned here are only for the condition where the key and reference oscillator frequency is selected to be 1MHz, these values will be changed when the external or internal capacitor has different values. Users can adjust the key and reference oscillator frequency in scale when any other frequency is selected.

### TKMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	MnTSS	_	MnROEN	MnKOEN	MnK4EN	MnK3EN	MnK2EN	MnK1EN
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	_	0	0	0	0	0	0

Bit 7 MnTSS: Touch key module n time slot counter clock source Selection

0: Touch key module n reference oscillator

1: f<sub>SYS</sub>/4

Bit 6 Unimplemented, read as "0"

Bit 5 MnROEN: Touch key module n Reference oscillator enable control

0: Disable 1: Enable

Bit 4 MnKOEN: Touch key module n Key oscillator enable control

0: Disable 1: Enable

Bit 3 MnK4EN: Touch key module n Key 4 enable control

MnK4EN		Touch	Key Module	n (Mn)	
WITK4EN	MO	M1	M2	М3	M4
0: Disable		I/O	or other functi	ons	
1: Enable	KEY4	KEY8	KEY12	KEY16	KEY20
BS82C16CA	√	√	√	√	_
BS82D20CA	√	<b>V</b>	<b>V</b>	√	√

### Bit 2 MnK3EN: Touch key module n Key 3 enable control

MnK3EN	Touch Key Module n (Mn)							
	МО	M1	M2	М3	M4			
0: Disable		I/O or other functions						
1: Enable	KEY3	KEY7	KEY11	KEY15	KEY19			
BS82C16CA	√	√	√	√	_			
BS82D20CA	BS82D20CA √		√	<b>V</b>	√			



Bit 1 MnK2EN: Touch key module n Key 2 enable control


MnK2EN	Touch Key Module n (Mn)								
WITINZEN	MO	M1	M2	М3	M4				
0: Disable		I/O or other functions							
1: Enable	KEY2	KEY6	KEY10	KEY14	KEY18				
BS82C16CA	√	√	√	√	_				
BS82D20CA	√	√	<b>√</b>	√	√				

Bit 0 MnK1EN: Touch key module n Key 1 enable control

MnK1EN	Touch Key Module n (Mn)								
WITHTEN	MO	M1	M2	М3	M4				
0: Disable		I/O or other functions							
1: Enable	KEY1	KEY5	KEY9	KEY13	KEY17				
BS82C16CA	√	√	√	√	_				
BS82D20CA	√	√	√	√	√				

# **Touch Key Operation**

When a finger touches or is in proximity to a touch pad, the capacitance of the pad will increase. By using this capacitance variation to change slightly the frequency of the internal sense oscillator, touch actions can be sensed by measuring these frequency changes. Using an internal programmable divider the reference clock is used to generate a fixed time period. By counting a number of generated clock cycles from the sense oscillator during this fixed time period touch key actions can be determined.



**Touch Key Timing Diagram** 

Each touch key module contains four touch key inputs which are shared with logical I/O pins, and the desired function is selected using the relevant pin-shared control register bits. Each touch key has its own independent sense oscillator. Therefore, there are four sense oscillators within each touch key module.



During this reference clock fixed interval, the number of clock cycles generated by the sense oscillator is measured, and it is this value that is used to determine if a touch action has been made or not. At the end of the fixed reference clock time interval, a Touch Key interrupt signal will be generated.

Using the TSCS bit in the TKC0 register can select the module 0 time slot counter as the time slot counter for all modules. All modules use the same started signal, TKST, in the TKC0 register. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter in all modules will be automatically cleared when the TKST bit is cleared to zero, but the 8-bit programmable time slot counter will not be cleared. The overflow time is setup by user. When the TKST bit changes from low to high, the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched on.

The key oscillator and reference oscillator in all modules will be automatically stopped and the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched off when the time slot counter overflows. The clock source for the time slot counter is sourced from the reference oscillator or f<sub>SYS</sub>/4 which is selected using the MnTSS bit in the TKMnC1 register. The reference oscillator and key oscillator will be enabled by setting the MnROEN bit and MnKOEN bits in the TKMnC1 register.

When the time slot counter in all the touch key modules or in the touch key module 0 overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled.

Each touch key module consists of four touch keys, KEY1~KEY4 are contained in module 0, KEY5~KEY8 are contained in module 1, KEY9~KEY12 are contained in module 2, etc. Each touch key module has an identical structure.

# **Touch Key Interrupt**

The touch key only has single interrupt, when the time slot counter in all the touch key modules or in the touch key module 0 overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled. The 16-bit C/F counter, 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter in all modules will be automatically cleared. More details regarding the touch key interrupt is located in the interrupt section of the datasheet.

# **Programming Considerations**

After the relevant registers are setup, the touch key detection process is initiated by changing the TKST bit from low to high. This will enable and synchronise all relevant oscillators. The TKRCOV flag which is the time slot counter flag will go high when the counter overflows. When this happens an interrupt signal will be generated. As the TKRCOV flag will not be automatically cleared, it has to be cleared by the application program.


The TKCFOV flag which is the 16-bit C/F counter overflow flag will go high when any of the Touch Key Module 16-bit C/F counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program. The TK16OV flag which is the 16-bit counter overflow flag will go high when the 16-bit counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program.

When the external touch key size and layout are defined, their related capacitances will then determine the sensor oscillator frequency.



# I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two-line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I<sup>2</sup>C Master Slave Bus Connection


# I<sup>2</sup>C Interface Operation

The I<sup>2</sup>C serial interface is a two-line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.

When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For these devices, which only operate in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I<sup>2</sup>C device is activated and the related internal pull-high function could be controlled by its corresponding pull-high control register. It is suggested that the device should not enter the IDLE/SLEEP mode during the I<sup>2</sup>C communication.



Rev. 1.30 129 September 29, 2024



I<sup>2</sup>C Interface Operation

The IICDEB1 and IICDEB0 bits determine the debounce time of the  $I^2C$  interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required  $I^2C$  data transfer speed, there exists a relationship between the system clock,  $f_{SYS}$ , and the  $I^2C$  debounce time. For either the  $I^2C$  Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I <sup>2</sup> C Debounce Time Selection	I <sup>2</sup> C Standard Mode (100kHz)	I <sup>2</sup> C Fast Mode (400kHz)		
No Debounce	f <sub>SYS</sub> >2MHz	f <sub>SYS</sub> >4MHz		
2 system clock debounce	f <sub>SYS</sub> >4MHz	f <sub>SYS</sub> >8MHz		
4 system clock debounce	f <sub>SYS</sub> >4MHz	f <sub>sys</sub> >8MHz		

I<sup>2</sup>C Minimum f<sub>SYS</sub> Frequency Requirements

# I<sup>2</sup>C Registers

There are three control registers associated with the I<sup>2</sup>C bus, IICC0, IICC1 and IICTOC, one address register IICA and one data register, IICD.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
IICC0	_	_	_	_	IICDEB1	IICDEB0	IICEN	_				
IICC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK				
IICD	D7	D6	D5	D4	D3	D2	D1	D0				
IICA	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	_				
IICTOC	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0				

I<sup>2</sup>C Register List

# I<sup>2</sup>C Data Register

The IICD register is used to store the data being transmitted and received. Before the device writes data to the  $I^2C$  bus, the actual data to be transmitted must be placed in the IICD register. After the data is received from the  $I^2C$  bus, the device can read it from the IICD register. Any transmission or reception of data from the  $I^2C$  bus must be made via the IICD register.



#### • IICD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit  $7 \sim 0$  **D7~D0**:  $I^2C$  data register bit  $7 \sim$  bit 0

#### I<sup>2</sup>C Address Register

The IICA register is the location where the 7-bit slave address of the slave device is stored. Bits  $7\sim1$  of the IICA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the IICA register, the slave device will be selected.

#### IICA Register

Bit	7	6	5	4	3	2	1	0
Name	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
POR	0	0	0	0	0	0	0	_

Bit 7~1 **IICA6~IICA0**: I<sup>2</sup>C slave address

IICA6~IICA0 is the  $I^2C$  slave address bit  $6 \sim$  bit 0.

Bit 0 Unimplemented, read as "0"

# I<sup>2</sup>C Control Registers

There are three control registers for the I<sup>2</sup>C interface, IICC0, IICC1 and IICTOC. The IICC0 register is used to control the enable/disable function and to select the debounce time. The IICC1 register contains the relevant flags which are used to indicate the I<sup>2</sup>C communication status. Another register, IICTOC, is used to control the I<sup>2</sup>C time-out function and is described in the corresponding section.

#### IICC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	IICDEB1	IICDEB0	IICEN	_
R/W	_	_	_	_	R/W	R/W	R/W	_
POR	_	_	_	_	0	0	0	_

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **IICDEB1~IICDEB0**: I<sup>2</sup>C debounce time selection

00: No debounce

01: 2 system clock debounce 1x: 4 system clock debounce

Note that the  $I^2C$  debounce circuit will operate normally if the system clock,  $f_{SYS}$ , is derived from the  $f_H$  clock or the IAMWU bit is equal to 0. Otherwise, the debounce circuit will have no effect and be bypassed.

Bit 1 ICCEN: I<sup>2</sup>C enable control

0: Disable 1: Enable



The bit is the overall on/off control for the I<sup>2</sup>C interface. When the ICCEN bit is cleared to zero to disable the I<sup>2</sup>C interface, the SDA and SCL lines will lose their I<sup>2</sup>C function and the I<sup>2</sup>C operating current will be reduced to a minimum value. When the bit is high the I<sup>2</sup>C interface is enabled. If the IICEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 Unimplemented, read as "0"

#### IICC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7 HCF: I<sup>2</sup>C bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated. Below is an example of the flow of a two-byte I<sup>2</sup>C data transfer. First, I<sup>2</sup>C slave device receives a start signal from I<sup>2</sup>C master and then HCF bit is automatically cleared to zero. Second, I<sup>2</sup>C slave device finishes receiving the 1st data byte and then HCF bit is automatically set high. Third, user read the 1st data byte from IICD register by the application program and then HCF bit is automatically cleared to zero. Fourth, I<sup>2</sup>C slave device finishes receiving the 2nd data byte and then HCF bit is automatically set to one and so on. Finally, I<sup>2</sup>C slave device receives a stop signal from I<sup>2</sup>C master and then HCF bit is automatically set high.

Bit 6 HAAS: I<sup>2</sup>C bus address match flag

0: Not address match

1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB**: I<sup>2</sup>C bus busy flag

0: I2C Bus is not busy

1: I<sup>2</sup>C Bus is busy

The HBB flag is the I<sup>2</sup>C busy flag. This flag will be "1" when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTX: I<sup>2</sup>C slave device is transmitter or receiver selection

0: Slave device is the receiver

1: Slave device is the transmitter

Bit 3 TXAK: I<sup>2</sup>C bus transmit acknowledge flag

0: Slave send acknowledge flag

1: Slave do not send acknowledge flag

The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.

Bit 2 SRW: I<sup>2</sup>C slave read/write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode



The SRW flag is the I<sup>2</sup>C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I<sup>2</sup>C bus. When the transmitted address and slave address match, which is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1 IAMWU: I<sup>2</sup>C address match wake-up control

0: Disable 1: Enable

This bit should be set to 1 to enable the I<sup>2</sup>C address match wake-up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I<sup>2</sup>C address match wake-up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.

Bit 0 **RXAK**: I<sup>2</sup>C bus receive acknowledge flag

0: Slave receive acknowledge flag


1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus.

#### I<sup>2</sup>C Bus Communication

Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the IICC1 register will be set and an I<sup>2</sup>C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and IICTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

- Step 1
  Configure the corresponding pin-shared function as the I<sup>2</sup>C function pins and set the IICEN bit to "1" to enable the I<sup>2</sup>C bus.
- Step 2
   Write the slave address of the device to the I<sup>2</sup>C bus address register IICA.
- Step 3
   Set the I<sup>2</sup>C interrupt enable bit of the interrupt control register to enable the I<sup>2</sup>C interrupt.



I<sup>2</sup>C Bus Initialisation Flow Chart

## I<sup>2</sup>C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

# I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the IICC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and IICTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I<sup>2</sup>C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.

# I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the IICC1 register defines whether the master device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to read data from the I<sup>2</sup>C bus as a receiver.




## I<sup>2</sup>C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the IICC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the IICC1 register should be set to "0".

## I<sup>2</sup>C Bus Data and Acknowledge Signal


The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the IICD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the IICD register. If setup as a receiver, the slave device must read the transmitted data from the IICD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the IICC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



I<sup>2</sup>C Communication Timing Diagram


Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.



I2C Bus ISR Flow Chart

#### I<sup>2</sup>C Time-out Control

In order to reduce the problem of  $I^2C$  lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the  $I^2C$  is not received for a while, then the  $I^2C$  circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an  $I^2C$  bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the IICTOC register, then a time-out condition will occur. The time-out function will stop when an  $I^2C$  "STOP" condition occurs.





When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the IICTOEN bit will be cleared to zero and the IICTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I<sup>2</sup>C interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I <sup>2</sup> C Time-out			
IICD, IICA, IICC0	No change			
IICC1	Reset to POR condition			

I<sup>2</sup>C Registers after Time-out

The IICTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using IICTOS5~IICTOS0 bits in the IICTOC register. The time-out time is given by the formula:  $((1\sim64)\times(32/f_{SUB}))$ . This gives a time-out period which ranges from about 1ms to 64ms.

#### IICTOC Register

	Bit	7	6	5	4	3	2	1	0
ľ	Name	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ľ	POR	0	0	0	0	0	0	0	0

Bit 7 IICTOEN: I<sup>2</sup>C time-out control

0: Disable 1: Enable

Bit 6 **IICTOF**: I<sup>2</sup>C time-out flag

0: No time-out occurred1: Time-out occurred

This bit is set high when time-out occurs and can only be cleared by application program.

Bit 5~0 IICTOS5~IICTOS0: I<sup>2</sup>C time-out period selection

I<sup>2</sup>C time-out clock source is f<sub>SUB</sub>/32.

I<sup>2</sup>C time-out time is equal to (IICTOS[5:0]+1) $\times$ (32/f<sub>SUB</sub>).


# **UART Interface**

These devices contain an integrated full-duplex or half-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.


The integrated UART function contains the following features:

- Full-duplex or half-duplex (single wire mode) asynchronous communication
- 8 or 9 bits character length
- · Even, odd, mark, space or no parity options
- · One or two stop bits configurable for receiver
- Two stop bits for transmitter
- Baud rate generator with 16-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)

- · Separately enabled transmitter and receiver
- · 4-byte Deep FIFO Receive Data Buffer
- · 1-byte Deep FIFO Transmit Data Buffer
- RX/TX pin wake-up function
- · Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
  - Transmitter Empty
  - · Transmitter Idle
  - · Receiver reaching FIFO trigger level
  - · Receiver Overrun
  - Address Mode Detect



#### UART Data Transfer Block Diagram - SWM=0



UART Data Transfer Block Diagram - SWM=1

#### **UART External Pins**

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX/TX, which are pin-shared with I/O or other pin functions. The TX and RX/TX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will setup these pins to transmitter output and receiver input conditions. At this time the internal pull-high resistor related to the transmitter output pin will be disabled, while the internal pull-high resistor related to the receiver input pin is controlled by the corresponding I/O pull-high function control bit. When the TX or RX/TX pin function is disabled by clearing the UARTEN, TXEN or RXEN bit, the TX or RX/TX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX/TX pin or not is determined by the corresponding I/O pull-high function control bit.



# **UART Single Wire Mode**

The UART function also supports the Single Wire Mode communication which is selected using the SWM bit in the UCR3 register. When the SWM bit is set high, the UART function will be in the single wire mode. In the single wire mode, a single RX/TX pin can be used to transmit and receive data depending upon the corresponding control bits. When the RXEN bit is set high, the RX/TX pin is used as a receiver pin. When the RXEN bit is cleared to zero and the TXEN bit is set high, the RX/TX pin will act as a transmitter pin.

It is recommended not to set both the RXEN and TXEN bits high in the single wire mode. If both the RXEN and TXEN bits are set high, the RXEN bit will have the priority and the UART will act as a receiver.

It is important to note that the functional description in this UART Interface chapter, which is described from the full-duplex communication standpoint, also applies to the half-duplex (single wire mode) communication except the pin usage. In the single wire mode, the TX pin mentioned in this chapter should be replaced by the RX/TX pin to understand the whole UART single wire mode function.

In the single wire mode, the data can also be transmitted on the TX pin in a transmission operation with proper software configurations. Therefore, the data will be output on the RX/TX and TX pins.

#### **UART Data Transfer Scheme**

The UART Data Transfer Block Diagram shows the overall data transfer structure arrangement for the UART interface. The actual data to be transmitted from the MCU is first transferred to the TXR\_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX/TX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR\_RXR register, where it is buffered and can be manipulated by the application program. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the TXR\_RXR register is used for both data transmission and data reception.

#### **UART Status and Control Registers**

There are nine control registers associated with the UART function. The SWM bit in the UCR3 register is used to enable/disable the UART Single Wire Mode. The USR, UCR1, UCR2, UFCR and RxCNT registers control the overall function of the UART, while the BRDH and BRDL registers control the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR\_RXR data register.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
USR	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF		
UCR1	UARTEN	BNO	PREN	PRT1	PRT0	TXBRK	RX8	TX8		
UCR2	TXEN	RXEN	STOPS	ADDEN	WAKE	RIE	TIIE	TEIE		
UCR3	_	_	_	_	_	_	_	SWM		



Register Name	Bit								
	7	6	5	4	3	2	1	0	
TXR_RXR	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0	
BRDH	D7	D6	D5	D4	D3	D2	D1	D0	
BRDL	D7	D6	D5	D4	D3	D2	D1	D0	
UFCR	_	_	UMOD2	UMOD1	UMOD0	BRDS	RxFTR1	RxFTR0	
RxCNT	_	_	_	_	_	D2	D1	D0	

**UART Register List** 

#### USR Register

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7 **PERR**: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if the parity is enabled and the parity type (odd, even, mark or space) is selected. The flag can also be cleared by a software sequence which involves a read to the status register USR followed by an access to the TXR RXR data register.

Bit 6 **NF**: Noise flag

0: No noise is detected

1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR\_RXR data register.

Bit 5 **FERR**: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR RXR data register.

Bit 4 **OERR**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR\_RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register USR followed by an access to the TXR\_RXR data register.



Bit 3 **RIDLE**: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX/TX pin stays in logic high condition

Bit 2 RXIF: Receive TXR RXR data register status

0: TXR\_RXR data register is empty

1: TXR\_RXR data register has available data and reaches receiver FIFO trigger level The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR\_RXR read data register is empty. When the flag is "1", it indicates that the TXR\_RXR read data register contains new data and reaches the Receiver FIFO trigger level. When the contents of the shift register are transferred to the TXR\_RXR register and reach receiver FIFO trigger level, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag will eventually be cleared when the USR register is read with RXIF set, followed by a read from the TXR\_RXR register, and if the TXR\_RXR register has no more new data available.

Bit 1 TIDLE: Transmission status

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared by reading the USR register with TIDLE set and then writing to the TXR\_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

Bit 0 TXIF: Transmit TXR\_RXR data register status

0: Character is not transferred to the transmit shift register

1: Character has transferred to the transmit shift register (TXR\_RXR data register is empty)

The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR\_RXR data register. The TXIF flag is cleared by reading the UART status register (USR) with TXIF set and then writing to the TXR\_RXR data register. Note that when the TXEN bit is set, the TXIF flag bit will also be set since the transmit data register is not yet full.

## UCR1 Register

The UCR1 register together with the UCR2 and UCR3 registers are the three UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length, single wire mode communication etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT1	PRT0	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	Х	0

"x": unknown



Bit 7 UARTEN: UART function enable control

0: Disable UART. TX and RX/TX pins are in the floating state

1: Enable UART. TX and RX/TX pins function as UART pins

The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX/TX pin as well as the TX pin will be in the floating state. When the bit is equal to "1", the UART will be enabled and the TX and RX/TX pins will function as defined by SWM mode selection bit together with the TXEN and RXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits as well as the RxCNT register will be cleared, while the TIDLE, TXIF and RIDLE bits will be set. Other control bits in UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If the UART is active and the UARTEN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

Bit 6 **BNO**: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively.

Note that the 9th bit of data if BNO=1, or the 8th bit of data if BNO=0, which is used as the parity bit, does not transfer to RX8 or TXRX7 respectively when the parity function is enabled.

Bit 5 **PREN**: Parity function enable control

0: Parity function is disabled

1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled.

Bit 4~3 **PRT1~PRT0**: Parity type selection bits

00: Even parity for parity generator

01: Odd parity for parity generator

10: Mark parity for parity generator

11: Space parity for parity generator

These bits are the parity type selection bits. When these bits are equal to 00b, even parity type will be selected. If these bits are equal to 01b, then odd parity type will be selected. If these bits are equal to 10b, then a 1 (Mark) in the parity bit location will be selected. If these bits are equal to 11b, then a 0 (Space) in the parity bit location will be selected.

Bit 2 **TXBRK**: Transmit break character

0: No break character is transmitted

1: Break characters transmit

The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset.

Bit 1 **RX8**: Receive data bit 8 for 9-bit data transfer format (read only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.



Bit 0 TX8: Transmit data bit 8 for 9-bit data transfer format (write only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

#### UCR2 Register

The UCR2 register is the second of the UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the receiver STOP bit number selection, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	STOPS	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be in a floating state. If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be in a floating state.

Bit 6 RXEN: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition, the receive buffers will be reset. In this situation the RX/TX pin will be in a floating state. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX/TX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX/TX pin will be in a floating state.

Bit 5 **STOPS**: Number of stop bits selection for receiver

0: One stop bit format is used

1: Two stop bits format is used

This bit determines if one or two stop bits are to be used for receiver. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used. Two stop bits are used for transmitter.

Bit 4 ADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to TXRX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.



Bit 3 WAKE: RX/TX pin wake-up UART function enable control

0: RX/TX pin wake-up UART function is disabled

1: RX/TX pin wake-up UART function is enabled

This bit is used to control the wake-up UART function when a falling edge on the RX/TX pin occurs. Note that this bit is only available when the UART clock ( $f_H$ ) is switched off. There will be no RX/TX pin wake-up UART function if the UART clock ( $f_H$ ) exists. If the WAKE bit is set to 1 as the UART clock ( $f_H$ ) is switched off, a UART wake-up request will be initiated when a falling edge on the RX/TX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX/TX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock ( $f_H$ ) via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the RX/TX pin when the WAKE bit is cleared to 0.

Bit 2 RIE: Receiver interrupt enable control

- 0: Receiver related interrupt is disabled
- 1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags.

Bit 1 THE: Transmitter Idle interrupt enable control

- 0: Transmitter idle interrupt is disabled
- 1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag.

Bit 0 TEIE: Transmitter Empty interrupt enable control

- 0: Transmitter empty interrupt is disabled
- 1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.

#### UCR3 Register

The UCR3 register is used to enable the UART Single Wire Mode communication. As the name suggests in the single wire mode the UART communication can be implemented in one single line, RX/TX, together with the control of the RXEN and TXEN bits in the UCR2 register.

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	SWM
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **SWM**: Single Wire Mode enable control

- 0: Disable, the RX/TX pin is used as UART receiver function only
- 1: Enable, the RX/TX pin can be used as UART receiver or transmitter function controlled by the RXEN and TXEN bits

Note that when the Single Wire Mode is enabled, if both the RXEN and TXEN bits are high, the RX/TX pin will only be used as UART receiver input.



#### TXR\_RXR Register

The TXR\_RXR register is the data register which is used to store the data to be transmitted on the TX pin or being received from the RX/TX pin.

Bit	7	6	5	4	3	2	1	0
Name	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	Х	Х	х	Х	Х	Х	Х

"x": unknown

Bit 7~0 TXRX7~TXRX0: UART Transmit/Receive Data bit 7 ~ bit 0

### BRDH Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7** $\sim$ **D0**: Baud rate divider high byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio.

Baud Rate =  $f_H/(BRD+UMOD/8)$ 

BRD =  $16 \sim 65535$  or  $8 \sim 65535$  depending on BRDS

Note: 1. BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.

- 2. The BRDL must be written first and then BRDH, otherwise errors may occur.
- 3. The BRDH register should not be modified during data transmission process.

#### • BRDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7\simD0**: Baud rate divider low byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio.

Baud Rate =  $f_H/(BRD+UMOD/8)$ 

BRD =  $16 \sim 65535$  or  $8 \sim 65535$  depending on BRDS

Note: 1. BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.

- 2. The BRDL must be written first and then BRDH, otherwise errors may occur.
- 3. The BRDL register should not be modified during data transmission process.

#### UFCR Register

The UFCR register is the FIFO control register which is used for UART modulation control, BRD range selection and trigger level selection for RXIF and interrupt.

Bit	7	6	5	4	3	2	1	0
Name	_	_	UMOD2	UMOD1	UMOD0	BRDS	RxFTR1	RxFTR0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 UMOD2~UMOD0: UART Modulation Control bits

The modulation control bits are used to correct the baud rate of the received or transmitted UART signal. These bits determine if the extra UART clock cycle should be added in a UART bit time. The UMOD2~UMOD0 will be added to internal



accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases a UART clock cycle.

Bit 2 BRDS: BRD range selection

0: BRD range is from 16 to 655351: BRD range is from 8 to 65535

The BRDS is used to control the sampling point in a UART bit time. If the BRDS is cleared to zero, the sampling point will be BRD/2, BRD/2+1×f $_{\rm H}$ , and BRD/2+2×f $_{\rm H}$  in a UART bit time. If the BRDS is set high, the sampling point will be BRD/2-1×f $_{\rm H}$ , BRD/2, and BRD/2+2×f $_{\rm H}$  in a UART bit time.

Note that the BRDS bit should not be modified during data transmission process.

Bit 1~0 **RxFTR1~RxFTR0**: Receiver FIFO trigger level (bytes)

00: 4 bytes in Receiver FIFO

01: 1 or more bytes in Receiver FIFO

10: 2 or more bytes in Receiver FIFO

11: 3 or more bytes in Receiver FIFO

For the receiver these bits define the number of received data bytes in the Receiver FIFO that will trigger the RXIF bit being set high, an interrupt will also be generated if the RIE bit is enabled. To prevent OERR from being set high, the receiver FIFO trigger level can be set to 2 bytes, avoiding an overrun state that cannot be processed by the program in time when more than 4 data bytes are received. After the reset the receiver FIFO is empty.

#### RxCNT Register

The RxCNT register is the counter used to indicate the number of received data bytes in the Receiver FIFO which have not been read by the MCU. This register is read only.

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	D2	D1	D0
R/W	_	_	_	_	_	R	R	R
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 **D2~D0**: Receiver FIFO counter

The RxCNT register is the counter used to indicate the number of receiver data bytes in Receiver FIFO which is not read by MCU. When Receiver FIFO receives one byte data, the RxCNT will increase by one; when the MCU reads one byte data from Receiver FIFO, the RxCNT will decrease by one. If there are 4 bytes of data in the Receiver FIFO, the 5th data will be saved in the shift register. If there is 6th data, the 6th data will be saved in the shift register. But the RxCNT remains the value of 4. The RxCNT will be cleared when reset occurs or UARTEN=1. This register is read only.

#### **Baud Rate Generator**

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 16-bit timer, the period of which is determined by two factors. The first of these is the value placed in BRDH/BRDL register and the second is the UART modulation control bits (UMOD2 $\sim$ UMOD0). To prevent accumulated error of the receiver baud rate frequency, it is recommended to use two stop bits for resynchronization after each byte is received. If a baud rate BR is required with UART clock  $f_{\rm H}$ .

 $f_H/BR = Integer\ Part + Fractional\ Part$ 

The integer part is loaded into BRD (BRDH/BRDL). The fractional part is multiplied by 8 and rounded, then loaded into UMOD bit field as following:

 $BRD = TRUNC (f_H/BR)$ 

 $UMOD = ROUND [MOD (f_H/BR) \times 8]$ 



Therefore, the actual baud rate is as following:

Baud rate =  $f_H/[BRD+(UMOD/8)]$ 

#### Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, determine the BRDH/BRDL register value, the actual baud rate and the error value for a desired baud rate of 230400.

From the above formula, the BRD = TRUNC  $(f_H/BR)$  = TRUNC(17.36111) = 17

The UMOD = ROUND[MOD( $f_H/BR$ )×8] = ROUND(0.36111×8) = ROUND(2.88888) = 3

The actual Baud Rate =  $f_H/[BRD+(UMOD/8)] = 230215.83$ 

Therefore the error is equal to (230215.83-230400)/230400 = -0.08%

### **Modulation Control Example**

To get the best-fitting bit sequence for UART modulation control bits UMOD2~UMOD0, the following algorithm can be used: Firstly, the fractional part of the theoretical division factor is multiplied by 8. Then the product will be rounded and UMOD2~UMOD0 bits will be filled with the rounded value. The UMOD2~UMOD0 bits will be added to internal accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases a UART clock cycle. The following is an example using the fraction 0.36111 previously calculated: UMOD[2:0]=ROUND(0.36111×8)=011b.

Fraction Addition	Carry to Bit 3	UART Bit Time Sequence	Extra UART Clock Cycle
0000b + 0011b=0011b	No	Start bit	No
0011b + 0011b=0110b	No	D0	No
0110b + 0011b=1001b	Yes	D1	Yes
1001b + 0011b=1100b	No	D2	No
1100b + 0011b=1111b	No	D3	No
1111b + 0011b=0010b	Yes	D4	Yes
0010b + 0011b=0101b	No	D5	No
0101b + 0011b=1000b	Yes	D6	Yes
1000b + 0011b=1011b	No	D7	No
1011b + 0011b=1110b	No	Parity bit	No
1110b + 0011b=0001b	Yes	Stop bit	Yes


### **Baud Rate Correction Example**

The following figure presents an example using a baud rate of 230400 generated with UART clock  $f_{\text{H}}$ . The data format for the following figure is: eight data bits, parity enabled, no address bit; two stop bits.

The following figure shows three different frames:

- The upper frame is the correct one, with a bit-length of 17.36 f<sub>H</sub> cycles (4000000/230400=17.36).
- The middle frame uses a rough estimate, with 17  $f_{\text{H}}$  cycles for the bit length.
- The lower frame shows a corrected frame using the best fit for the UART modulation control bits UMOD2~UMOD0.





### **UART Setup and Control**

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be set to be even, odd, mark, space or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits along with the parity are setup by programming the BNO, PRT1~PRT0 and PREN bits. The transmitter always uses two stop bits while the receiver uses one or two stop bits which is determined by the STOPS bit. The baud rate used to transmit and receive data is set using the internal 16-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

#### **Enabling/Disabling the UART Interface**

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX/TX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX/TX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF as well as register RxCNT being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.

#### Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the




setup of various bits within the UCR1 and UCR2 registers. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT1~PRT0 bits control the choice of odd, even, mark or space parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used for the receiver, while the transmitter always uses two stop bits. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only configurable for the receiver. The transmitter uses two stop bits.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
Example of 8-l	oit Data Format	s		
1	8	0	0	1 or 2
1	7	0	1	1 or 2
1	7	1	0	1 or 2
Example of 9-l	oit Data Format	s		
1	9	0	0	1 or 2
1	8	0	1	1 or 2
1	8	1	0	1 or 2

**Transmitter Receiver Data Format** 

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



#### **UART Transmitter**

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When the BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR RXR register. The data to be transmitted is loaded into this TXR RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR RXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR RXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.



#### **Transmitting Data**

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit LSB first. In the transmit mode, the TXR\_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT1~PRT0 and PREN bits to define the required word length and parity type. Two stop bits are used for the transmitter.
- Setup the BRDH, BRDL registers and UMOD2~UMOD0 bits to select the desired baud rate.
- Set the TXEN bit to ensure that the UART transmitter is enabled and the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR\_RXR register.
   Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR\_RXR register. Clearing the TXIF flag is always achieved using the following software sequence:

- 1. A USR register access
- 2. A TXR RXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR\_RXR register is empty and that other data can now be written into the TXR\_RXR register without overwriting the previous data. If the TEIE bit is set then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR\_RXR register will place the data into the TXR\_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR\_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

- 1. A USR register access
- 2. A TXR\_RXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

#### **Transmitting Break**

If the TXBRK bit is set high and the state keeps for a time of greater than [(BRD+1)×t<sub>H</sub>] while TIDLE=1, then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.



#### **UART Receiver**

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX/TX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX/TX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX/TX pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX/TX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

#### **Receiving Data**

When the UART receiver is receiving data, the data is serially shifted in on the external RX/TX pin, LSB first. In the read mode, the TXR\_RXR register forms a buffer between the internal bus and the receiver shift register. The TXR\_RXR register is a four-byte deep FIFO data buffer, where four bytes can be held in the FIFO while a fifth byte can continue to be received. Note that the application program must ensure that the data is read from TXR\_RXR before the fifth byte has been completely shifted in, otherwise this fifth byte will be discarded and an overrun error OERR will be subsequently indicated. For continuous multi-byte data transmission, it is strongly recommended that the receiver uses two stop bits to avoid a receiving error caused by the accumulated error of the receiver baud rate frequency.

The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNO, PRT1~PRT0, PREN and STOPS bits to define the word length, parity type and number of stop bits.
- Setup the BRDH, BRDL registers and the UMOD2~UMOD0 bits to select the desired baud rate.
- Set the RXEN bit to ensure that the RX/TX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIF bit in the USR register will be set when the TXR\_RXR register has data available, the number of the available data bytes can be checked by polling the RxCNT register content.
- When the contents of the shift register have been transferred to the TXR\_RXR register and reach receiver FIFO trigger level, if the RIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

- 1. A USR register access
- 2. A TXR RXR register read execution

#### **Receiving Break**

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO bit plus one or two stop bits. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO plus one or two stop bits. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are



generated if appropriate and the RIDLE bit is set. A break is regarded as a character that contains only zeros with the FERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the buffer and no further data will be received until one or two stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- · The framing error flag, FERR, will be set.
- The receive data register, TXR\_RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

#### Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

#### **Receiver Interrupt**

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, TXR\_RXR. An overrun error can also generate an interrupt if RIE=1.

When a subroutine will be called with an execution time longer than the time for UART to receive five data bytes, if the UART received data could not be read in time during the subroutine execution, clear the RXEN bit to zero in advance to suspend data reception. If the UART interrupt could not be served in time to process the overrun error during the subroutine execution, ensure that both EMI and RXEN bits are disabled during this period, and then enable EMI and RXEN again after the subroutine execution has been completed to continue the UART data reception.

#### Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

#### Overrun Error - OERR

The TXR\_RXR register is composed of a four-byte deep FIFO data buffer, where four bytes can be held in the FIFO register, while a fifth byte can continue to be received. Before this fifth byte has been entirely shifted in, the data should be read from the TXR\_RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- · The OERR flag in the USR register will be set.
- The TXR RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIE bit is set.

When the OERR flag is set to "1", it is necessary to read five data bytes from the four-byte deep receiver FIFO and the shift register immediately to avoid unexpected errors, such as the UART is



unable to receive data. If such an error occurs, clear the RXEN bit to "0" then set it to "1" again to continue data reception.

The OERR flag can be cleared by an access to the USR register followed by a read to the TXR\_RXR register.

#### Noise Error - NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame, the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the TXR RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which itself generates an interrupt.

Note that the NF flag is reset by an USR register read operation followed by a TXR\_RXR register read operation.

#### Framing Error - FERR

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERR flag will be set. The FERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively, and the flag is cleared in any reset.

#### Parity Error - PERR


The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN=1, and if the parity type, odd, even, mark or space is selected. The read only PERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, FERR and PERR, in the USR register should first be read by the application program before reading the data word.

#### **UART Interrupt Structure**

Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver reaching FIFO trigger level, receiver overrun, address detect and an RX/TX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX/TX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the UART clock (f<sub>H</sub>) source is switched off and the WAKE and RIE bits in the UCR2 register are set when a falling edge on the RX/TX pin occurs.

Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.



**UART Interrupt Structure** 

#### **Address Detect Mode**

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled, then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when the data is available, an interrupt request will only be generated if the highest received bit has a high value. Note that the URE and EMI interrupt enable bits must also be enabled for correct interrupt generation. The highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PREN to zero.

ADDEN	9th Bit if BNO=1 8th Bit if BNO=0	UART Interrupt Generated
0	0	$\checkmark$
0	1	√
4	0	×
ľ	1	$\sqrt{}$

**ADDEN Bit Function** 



#### **UART Power Down and Wake-up**

When the UART clock  $(f_H)$  is off, the UART will cease to function, and all clock sources to the module are shutdown. If the UART clock  $(f_H)$  is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP Mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP Mode, note that the USR, UCR1, UCR2, UCR3, UFCR, RxCNT and TXR\_RXR as well as the BRDH and BRDL regieters will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

The UART function contains a receiver RX/TX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set when the UART clock (f<sub>H</sub>) is off, then a falling edge on the RX/TX pin will trigger an RX/TX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX/TX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must be set. If the EMI and URE bits are not set then only a wake-up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.


### Software Controlled LCD Driver

These devices have the capability of driving external LCD panels. The common pins, SCOM0~SCOMm and segment pins, SSEG0~SSEGn, where m and n are dependent upon which device is selected, for LCD driving are pin-shared with certain pins on the I/O ports. The LCD signals, COM and SEG, are generated using the application program.

### **LCD Operation**

An external LCD panel can be driven using these devices by configuring the I/O pins as common pins and segment pins. The LCD driver function is controlled using the LCD control registers which in addition to controlling the overall on/off function also controls the bias voltage setup function. This enables the LCD COM and SEG driver to generate the necessary  $V_{SS}$ , (1/3)  $V_{DD}$ , (2/3)  $V_{DD}$  and  $V_{DD}$  voltage levels for LCD 1/3 bias operation.

The LCDEN bit in the SLCDC0 register is the overall master control for the LCD driver. This bit is used in conjunction with the corresponding pin-shared function selection bits to select which I/O pins are used for LCD driving. Note that the corresponding Port Control register does not need to first setup the pins as outputs to enable the LCD driver operation.



**Software Controlled LCD Driver Structure** 

Device	SCOM Pins	SSEG Pins		
BS82C16CA	SCOM0~SCOM25	SSEG0~SSEG25		
BS82D20CA	SCOM0~SCOM33	SSEG0~SSEG33		

**Software Controlled LCD Driver Pins Summary** 

#### **LCD Frames**

A cyclic LCD waveform includes two frames known as Frame 0 and Frame 1 for which the following offers a functional explanation.

#### Frame 0

To select Frame 0, clear the FRAME bit in the SLCDC0 register to 0.

In frame 0, the COM signal output can have a value of  $V_{DD}$  or a  $V_{BIAS}$  value of (1/3)× $V_{DD}$ . The SEG signal output can have a value of  $V_{SS}$  or a  $V_{BIAS}$  value of (2/3)× $V_{DD}$ .

#### Frame 1


To select Frame 1, set the FRAME bit in the SLCDC0 register to 1.

In frame 1, the COM signal output can have a value of  $V_{SS}$  or a  $V_{BIAS}$  value of (2/3)× $V_{DD}$ . The SEG signal output can have a value of  $V_{DD}$  or a  $V_{BIAS}$  value of (1/3)× $V_{DD}$ .

The SCOMm waveform is controlled by the application program using the FRAME bit in the SLCDC0 register and the corresponding pin-shared I/O data bit for the respective SCOMm pin to determine whether the SCOMm output has a value of  $V_{DD}$ ,  $V_{SS}$  or  $V_{BIAS}$ . The SSEGn waveform is controlled in a similar way using the FRAME bit and the corresponding pin-shared I/O data bit for the respective SSEGn pin to determine whether the SSEGn output has a value of  $V_{DD}$ ,  $V_{SS}$  or  $V_{BIAS}$ .

The accompanying waveform diagram shows a typical 1/3 bias LCD waveform generated using the application program together with the LCD voltage select circuit. Note that the depiction of a "1" in the diagram illustrates an illuminated LCD pixel. The COM signal polarity generated on pins SCOM0 and SCOMm, whether "0" or "1", are generated using the corresponding pin-shared I/O data register bit.





Note: The logical values shown in the above diagram are the corresponding pin-shared I/O data bit value.

1/3 Bias LCD Waveform - 4-COM & 2-SEG Application

### **LCD Control Registers**

The LCD SCOM and SSEG driver enables a range of selections to be provided to suit the requirement of the LCD panel which is being used. The bias resistor choice is implemented using the ISEL1 and ISEL0 bits in the SLCDC0 register. All SCOM and SSEG pins are pin-shared with I/O pins and selected as SCOMm and SSEGn pins using the corresponding pin-shared control bits and pin function selection bits.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SLCDC0	FRAME	ISEL1	ISEL0	LCDEN	_	_	_	_				
SLCDS0	COMSEGS7	COMSEGS6	COMSEGS5	COMSEGS4	COMSEGS3	COMSEGS2	COMSEGS1	COMSEGS0				
SLCDS1	COMSEGS15	COMSEGS14	COMSEGS13	COMSEGS12	COMSEGS11	COMSEGS10	COMSEGS9	COMSEGS8				
SLCDS2	COMSEGS23	COMSEGS22	COMSEGS21	COMSEGS20	COMSEGS19	COMSEGS18	COMSEGS17	COMSEGS16				
SLCDS3	_	_	_	_	_	_	COMSEGS25	COMSEGS24				

LCD Register Control Register List - BS82C16CA

Register		Bit									
Name	7	6	5	4	3	2	1	0			
SLCDC0	FRAME	ISEL1	ISEL0	LCDEN	_	_	_	_			
SLCDS0	COMSEGS7	COMSEGS6	COMSEGS5	COMSEGS4	COMSEGS3	COMSEGS2	COMSEGS1	COMSEGS0			
SLCDS1	COMSEGS15	COMSEGS14	COMSEGS13	COMSEGS12	COMSEGS11	COMSEGS10	COMSEGS9	COMSEGS8			
SLCDS2	COMSEGS23	COMSEGS22	COMSEGS21	COMSEGS20	COMSEGS19	COMSEGS18	COMSEGS17	COMSEGS16			
SLCDS3	COMSEGS31	COMSEGS30	COMSEGS29	COMSEGS28	COMSEGS27	COMSEGS26	COMSEGS25	COMSEGS24			
SLCDS4	_	_	_	_	_	_	COMSEG33	COMSEG32			

LCD Register Control Register List - BS82D20CA



### SLCDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	FRAME	ISEL1	ISEL0	LCDEN	_	_	_	_
R/W	R/W	R/W	R/W	R/W	_	_	_	_
POR	0	0	0	0	_	_	_	_

Bit 7 FRAME: SCOMm/SSEGn Output Frame selection

0: Frame 0

1: Frame 1

Bit 6~5 **ISEL1~ISEL0**: Select resistor for R type LCD bias current (V<sub>DD</sub>=5V)

00:  $3\times200$ kΩ (1/3 Bias),  $I_{BIAS}$ =8.3μA 01:  $3\times100$ kΩ (1/3 Bias),  $I_{BIAS}$ =16.6μA 10:  $3\times33.3$ kΩ (1/3 Bias),  $I_{BIAS}$ =50μA 11:  $3\times16.6$ kΩ (1/3 Bias),  $I_{BIAS}$ =100μA

Bit 4 LCDEN: LCD control bit

0: Off 1: On

When the LCDEN bit is cleared to 0, then the SCOMm and SSEGn outputs will be fixed at a  $V_{SS}$  level.

Bit 3~0 Unimplemented, read as "0"

#### SLCDS0 Register

Bit	7	6	5	4	3	2	1	0
Name	COMSEGS7	COMSEGS6	COMSEGS5	COMSEGS4	COMSEGS3	COMSEGS2	COMSEGS1	COMSEGS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **COMSEGS7**: SCOM7/SSEG7 pin function selection

0: SCOM7 1: SSEG7

Bit 6 **COMSEGS6**: SCOM6/SSEG6 pin function selection

0: SCOM6 1: SSEG6

Bit 5 COMSEGS5: SCOM5/SSEG5 pin function selection

0: SCOM5 1: SSEG5

Bit 4 COMSEGS4: SCOM4/SSEG4 pin function selection

0: SCOM4 1: SSEG4

Bit 3 **COMSEGS3**: SCOM3/SSEG3 pin function selection

0: SCOM3 1: SSEG3

Bit 2 COMSEGS2: SCOM2/SSEG2 pin function selection

0: SCOM2 1: SSEG2

Bit 1 COMSEGS1: SCOM1/SSEG1 pin function selection

0: SCOM1 1: SSEG1

Bit 0 COMSEGS0: SCOM0/SSEG0 pin function selection

0: SCOM0 1: SSEG0



#### SLCDS1 Register

Bit	7	6	5	4	3	2	1	0
Name	COMSEGS15	COMSEGS14	COMSEGS13	COMSEGS12	COMSEGS11	COMSEGS10	COMSEGS9	COMSEGS8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 COMSEGS15: SCOM15/SSEG15 pin function selection

0: SCOM15 1: SSEG15

Bit 6 COMSEGS14: SCOM14/SSEG14 pin function selection

0: SCOM14 1: SSEG14

Bit 5 COMSEGS13: SCOM13/SSEG13 pin function selection

0: SCOM13 1: SSEG13

Bit 4 **COMSEGS12**: SCOM12/SSEG12 pin function selection

0: SCOM12 1: SSEG12

Bit 3 COMSEGS11: SCOM11/SSEG11 pin function selection

0: SCOM11 1: SSEG11

Bit 2 COMSEGS10: SCOM10/SSEG10 pin function selection

0: SCOM10 1: SSEG10

Bit 1 **COMSEGS9**: SCOM9/SSEG9 pin function selection

0: SCOM9 1: SSEG9

Bit 0 COMSEGS8: SCOM8/SSEG8 pin function selection

0: SCOM8 1: SSEG8

#### SLCDS2 Register

Bit	7	6	5	4	3	2	1	0
Name	COMSEGS23	COMSEGS22	COMSEGS21	COMSEGS20	COMSEGS19	COMSEGS18	COMSEGS17	COMSEGS16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 COMSEGS23: SCOM23/SSEG23 pin function selection

0: SCOM23 1: SSEG23

Bit 6 COMSEGS22: SCOM22/SSEG22 pin function selection

0: SCOM22 1: SSEG22

Bit 5 COMSEGS21: SCOM21/SSEG21 pin function selection

0: SCOM21 1: SSEG21

Bit 4 **COMSEGS20**: SCOM20/SSEG20 pin function selection

0: SCOM20 1: SSEG20

Bit 3 COMSEGS19: SCOM19/SSEG19 pin function selection

0: SCOM19 1: SSEG19



Bit 2 **COMSEGS18**: SCOM18/SSEG18 pin function selection

0: SCOM18 1: SSEG18

Bit 1 COMSEGS17: SCOM17/SSEG17 pin function selection

0: SCOM17 1: SSEG17

Bit 0 **COMSEGS16**: SCOM16/SSEG16 pin function selection

0: SCOM16 1: SSEG16

#### SLCDS3 Register – BS82C16CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	COMSEGS25	COMSEGS24
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 COMSEGS25: SCOM25/SSEG25 pin function selection

0: SCOM25 1: SSEG25

Bit 0 COMSEGS24: SCOM24/SSEG24 pin function selection

0: SCOM24 1: SSEG24

#### SLCDS3 Register – BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	COMSEGS31	COMSEGS30	COMSEGS29	COMSEGS28	COMSEGS27	COMSEGS26	COMSEGS25	COMSEGS24
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **COMSEGS31**: SCOM31/SSEG31 pin function selection

0: SCOM31 1: SSEG31

Bit 6 COMSEGS30: SCOM30/SSEG30 pin function selection

0: SCOM30 1: SSEG30

Bit 5 COMSEGS29: SCOM29/SSEG29 pin function selection

0: SCOM29 1: SSEG29

Bit 4 **COMSEGS28**: SCOM28/SSEG28 pin function selection

0: SCOM28 1: SSEG28

Bit 3 COMSEGS27: SCOM27/SSEG27 pin function selection

0: SCOM27 1: SSEG27

Bit 2 COMSEGS26: SCOM26/SSEG26 pin function selection

0: SCOM26 1: SSEG26

Bit 1 **COMSEGS25**: SCOM25/SSEG25 pin function selection

0: SCOM25 1: SSEG25

Bit 0 COMSEGS24: SCOM24/SSEG24 pin function selection

0: SCOM24 1: SSEG24



#### SLCDS4 Register – BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	COMSEGS33	COMSEGS32
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 COMSEGS33: SCOM33/SSEG33 pin function selection

0: SCOM33 1: SSEG33

Bit 0 COMSEGS32: SCOM32/SSEG32 pin function selection

0: SCOM32 1: SSEG32

# Low Voltage Detector - LVD

Each device has a Low Voltage Detector function, also known as LVD. This enables the device to monitor the power supply voltage, V<sub>DD</sub>, and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

### **LVD Register**

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2 $\sim$ VLVD0, are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the  $V_{DD}$  voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

#### LVDC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	LVDO	LVDEN	_	VLVD2	VLVD1	VLVD0
R/W	_	_	R	R/W	_	R/W	R/W	R/W
POR	_	_	0	0	_	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 LVDO: LVD Output Flag

0: No Low Voltage Detected1: Low Voltage Detected

Bit 4 LVDEN: Low Voltage Detector Control

0: Disable 1: Enable

Bit 3 Unimplemented, read as "0"




Bit 2~0 VLVD2~VLVD0: LVD voltage selection

000: 1.8V 001: 2.0V 010: 2.4V 011: 2.7V 100: 3.0V 101: 3.3V 110: 3.6V 111: 4.0V

### **LVD Operation**

The Low Voltage Detector function operates by comparing the power supply voltage,  $V_{DD}$ , with a pre-specified voltage level stored in the LVDC register. This has a range of between 1.8V and 4.0V. When the power supply voltage,  $V_{DD}$ , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device is in the SLEEP mode, the low voltage detector will be disabled even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay,  $t_{LVDS}$ , should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the  $V_{DD}$  voltage may rise and fall rather slowly, at the voltage nears that of  $V_{LVD}$ , there may be multiple bit LVDO transitions.




The Low Voltage Detector also has its own interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of  $t_{\text{LVD}}$  after the LVDO bit has been set high by a low voltage condition, i.e.,  $V_{\text{DD}}$  falls below the preset LVD voltage. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated. This will cause the device to wake-up from the IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the IDLE Mode.




### Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module requires microcontroller attention, the corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The devices contain several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external INT0~INT1 pins, while the internal interrupts are generated by various internal functions such as the TMs, LVD and Time bases, etc.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector.



Interrupt Structure - BS82C16CA



Interrupt Structure - BS82D20CA

### **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers falls into three categories. The first is the INTC0~INTC3 registers which setup the primary interrupts, the second is the MFI0~MFI1 registers which setup the Multi-function interrupts. Finally there is an INTEG register to set the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.



Function	Enable Bit	Request Flag	Notes
Global	EMI	_	_
INTn Pin	INTnE	INTnF	n=0 for BS82C16CA n=0~1 for BS82D20CA
Touch Key Module	TKME	TKMF	_
Time Bases	TBnE	TBnF	n=0~1
СТМ	CTMnPE	CTMnPF	n=0.1
CTIVI	CTMnAE	CTMnAF	n=0~1
PTM	PTMnPE	PTMnPF	n=0 for BS82C16CA
PTIVI	PTMnAE	PTMnAF	n=0~1 for BS82D20CA
I <sup>2</sup> C Interface	IICE	IICF	_
EEPROM	DEE	DEF	_
UART	URE	URF	_
LVD	LVE	LVF	_
Multi-function	MFnE	MFnF	n=0 for BS82C16CA n=0~1 for BS82D20CA

#### **Interrupt Register Bit Naming Conventions**

Register		Bit										
Name	7	6	5	4	3	2	1	0				
INTEG	_	_	_	_	_	_	INT0S1	INT0S0				
INTC0	_	TB0F	TKMF	INT0F	TB0E	TKME	INT0E	EMI				
INTC1	PTM0AF	PTM0PF	CTM0AF	CTM0PF	PTM0AE	PTM0PE	CTM0AE	CTM0PE				
INTC2	LVF	URF	DEF	IICF	LVE	URE	DEE	IICE				
INTC3	_	_	MF0F	TB1F	_	_	MF0E	TB1E				
MFI0	_	_	CTM1AF	CTM1PF	_	_	CTM1AE	CTM1PE				

### Interrupt Register List - BS82C16CA

Register		Bit										
Name	7	6	5	4	3	2	1	0				
INTEG	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0				
INTC0	_	TB0F	TKMF	INT0F	TB0E	TKME	INT0E	EMI				
INTC1	PTM0AF	PTM0PF	CTM0AF	CTM0PF	PTM0AE	PTM0PE	CTM0AE	CTM0PE				
INTC2	LVF	URF	DEF	IICF	LVE	URE	DEE	IICE				
INTC3	INT1F	MF1F	MF0F	TB1F	INT1E	MF1E	MF0E	TB1E				
MFI0	_	_	CTM1AF	CTM1PF	_	_	CTM1AE	CTM1PE				
MFI1	_	_	PTM1AF	PTM1PF	_	_	PTM1AE	PTM1PE				

### Interrupt Register List - BS82D20CA

### • INTEG Register - BS82C16CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	INT0S1	INT0S0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INT0S1~INT0S0: Interrupt trigger edge selection for INT0 pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges



#### • INTEG Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 INT1S1~INT1S0: Interrupt trigger edge selection for INT1 pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

Bit 1~0 INT0S1~INT0S0: Interrupt trigger edge selection for INT0 pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

### • INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	TB0F	TKMF	INT0F	TB0E	TKME	INT0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **TB0F**: Time Base 0 request flag

0: No request1: Interrupt request

Bit 5 TKMF: Touch Key Module interrupt request flag

0: No request1: Interrupt request

Bit 4 INT0F: INT0 interrupt request flag

0: No request1: Interrupt request

Bit 3 **TB0E**: Time Base 0 interrupt control

0: Disable 1: Enable

Bit 2 **TKME**: Touch Key Module interrupt control

0: Disable 1: Enable

Bit 1 **INT0E**: INT0 interrupt control

0: Disable 1: Enable

Bit 0 EMI: Global interrupt control

0: Disable 1: Enable



#### • INTC1 Register

Bit 6

Bit	7	6	5	4	3	2	1	0
Name	PTM0AF	PTM0PF	CTM0AF	CTM0PF	PTM0AE	PTM0PE	CTM0AE	CTM0PE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **PTM0AF**: PTM0 Comparator A match interrupt request flag

0: No request1: Interrupt request

PTM0PF: PTM0 Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 5 CTM0AF: CTM0 Comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 4 CTM0PF: CTM0 Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 3 **PTM0AE**: PTM0 Comparator A match interrupt control

0: Disable 1: Enable

Bit 2 **PTM0PE**: PTM0 Comparator P match interrupt control

0: Disable 1: Enable

Bit 1 CTM0AE: CTM0 Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 CTM0PE: CTM0 Comparator P match interrupt control

0: Disable 1: Enable

### INTC2 Register

Bit	7	6	5	4	3	2	1	0
Name	LVF	URF	DEF	IICF	LVE	URE	DEE	IICE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 LVF: LVD interrupt request flag

0: No request1: Interrupt request

Bit 6 URF: UART interrupt request flag

0: No request1: Interrupt request

Bit 5 **DEF**: Data EEPROM interrupt request flag

0: No request1: Interrupt request

Bit 4 IICF: I<sup>2</sup>C interrupt request flag

0: No request1: Interrupt request

Bit 3 LVE: LVD interrupt control

0: Disable 1: Enable



Bit 2 URE: UART interrupt control

0: Disable 1: Enable

Bit 1 **DEE**: Data EEPROM interrupt control

0: Disable 1: Enable

Bit 0 IICE: I<sup>2</sup>C interrupt control

0: Disable 1: Enable

#### • INTC3 Register - BS82C16CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	MF0F	TB1F	_	_	MF0E	TB1E
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 MF0F: Multi-function interrupt 0 request flag

0: No request1: Interrupt request

Bit 4 TB1F: Time Base 1 interrupt request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 MF0E: Multi-function interrupt 0 control

0: Disable 1: Enable

Bit 0 TB1E: Time Base 1 interrupt control

0: Disable 1: Enable

### • INTC3 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	INT1F	MF1F	MF0F	TB1F	INT1E	MF1E	MF0E	TB1E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **INT1F**: INT1 interrupt request flag

0: No request1: Interrupt request

Bit 6 MF1F: Multi-function interrupt 1 request flag

0: No request1: Interrupt request

Bit 5 MF0F: Multi-function interrupt 0 request flag

0: No request1: Interrupt request

Bit 4 TB1F: Time Base 1 interrupt request flag

0: No request1: Interrupt request

Bit 3 INT1E: INT1 interrupt control

0: Disable 1: Enable



Bit 2 MF1E: Multi-function interrupt 1 control

0: Disable 1: Enable

Bit 1 MF0E: Multi-function interrupt 0 control

0: Disable 1: Enable

Bit 0 **TB1E**: Time Base 1interrupt control

0: Disable 1: Enable

#### MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	CTM1AF	CTM1PF	_	_	CTM1AE	CTM1PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 CTM1AF: CTM1 Comparator A match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 4 CTM1PF: CTM1 Comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 3~2 Unimplemented, read as "0"

Bit 1 CTM1AE: CTM1 Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 CTM1PE: CTM1 Comparator P match interrupt control

0: Disable 1: Enable

### • MFI1 Register - BS82D20CA

Bit	7	6	5	4	3	2	1	0
Name	_	_	PTM1AF	PTM1PF	_	_	PTM1AE	PTM1PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 PTM1AF: PTM1 Comparator A match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 4 **PTM1PF**: PTM1 Comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 3~2 Unimplemented, read as "0"



Bit 1 **PTM1AE**: PTM1 Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 **PTM1PE**: PTM1 Comparator P match interrupt control

0: Disable 1: Enable

#### **Interrupt Operation**

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the Interrupt Structure diagram shows the priority that is applied. All of the interrupt request flags when set will wake up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

#### **External Interrupts**

The external interrupts are controlled by signal transitions on the INTn pin. An external interrupt request will take place when the external interrupt request flag, INTnF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INTnE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pin, it can only be configured as external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct



transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTnF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

### **Multi-function Interrupts**

Within these devices there are up to two Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts.

A Multi-function interrupt request will take place when the Multi-function interrupt request flags, MFnF, are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. When the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of the Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts will not be automatically reset and must be manually reset by the application program.

### **TM** Interrupts

The Compact and Periodic Type TMs each have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. The CTM0 and PTM0 interrupt sources have their own individual vector while the CTM1 and PTM1 interrupts are contained within the Multi-function Interrupts. For the TM types there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to the CTM0 or PTM0 interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit must first be set. When the interrupt is enabled, the stack is not full and the CTM0 or PTM0 comparator match situation occurs, a subroutine call to the CTM0 or PTM0 Interrupt vector location, will take place. When the TM interrupt is serviced, the CTM0 or PTM0 interrupt request flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

To allow the program to branch to the CTM1 or PTM1 interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and the relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and the CTM1 or PTM1 comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector location, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, the related MFnF flag will also be automatically cleared. As the CTM1 or PTM1 interrupt request flag will not be automatically cleared, they have to be cleared by the application program.




### **Touch Key Module Interrupt**

A Touch Key interrupt request will take place when the Touch Key interrupt request flag, TMKF, is set, which occurs when the time slot counter in all the touch key modules or in touch key module 0 overflows. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the Touch Key interrupt enable bit, TKME, must be first set. When the interrupt is enabled, the stack is not full and the Touch Key time slot counter overflow occurs, a subroutine call to the interrupt vector, will take place. When the interrupt is serviced, the Touch Key interrupt request flag will be automatically reset and the EMI bit will also be automatically cleared to disable other interrupts.

### **Time Base Interrupts**

The function of the Time Base Interrupts is to provide regular time signals in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupts is to provide an interrupt signal at fixed time periods. Their respective clock source,  $f_{PSC0}$  or  $f_{PSC1}$ , originates from the internal clock source  $f_{SYS}$ ,  $f_{SYS}/4$  or  $f_{SUB}$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C or TB1C register to obtain longer interrupt periods whose value ranges. The clock source that generates  $f_{PSC0}$  or  $f_{PSC1}$ , which in turn controls the Time Base interrupt period, is selected using the CLKSEL0[1:0] and CLKSEL1[1:0] bits in the PSC0R and PSC1R register respectively.



**Time Base Interrupts** 

#### PSC0R Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	CLKSEL01	CLKSEL00
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL01~CLKSEL00: Prescaler 0 clock source selection

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/4 1x: f<sub>SUB</sub>



#### PSC1R Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	CLKSEL11	CLKSEL10
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL11~CLKSEL10: Prescaler 1 clock source selection

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/4 1x: f<sub>SUB</sub>

### • TB0C Register

Bit	7	6	5	4	3	2	1	0
Name	TB0ON	_	_	_	_	TB02	TB01	TB00
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TB0ON**: Time Base 0 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00**: Select Time Base 0 Time-out Period

 $\begin{array}{l} 000:\ 2^8/f_{PSC} \\ 001:\ 2^9/f_{PSC} \\ 010:\ 2^{10}/f_{PSC} \\ 011:\ 2^{11}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \\ 101:\ 2^{13}/f_{PSC} \\ 101:\ 2^{13}/f_{PSC} \\ 111:\ 2^{15}/f_{PSC} \end{array}$ 

### • TB1C Register

Bit	7	6	5	4	3	2	1	0
Name	TB10N	_	_	_	_	TB12	TB11	TB10
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TB1ON**: Time Base 1 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB12~TB10**: Select Time Base 1 Time-out Period

 $\begin{array}{l} 000:\ 2^8/f_{PSC} \\ 001:\ 2^9/f_{PSC} \\ 010:\ 2^{10}/f_{PSC} \\ 011:\ 2^{11}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \\ 101:\ 2^{13}/f_{PSC} \\ 101:\ 2^{14}/f_{PSC} \\ 111:\ 2^{15}/f_{PSC} \end{array}$ 

#### I<sup>2</sup>C Interrupt

An I<sup>2</sup>C interrupt request will take place when the I<sup>2</sup>C Interrupt request flag, IICF, is set, which occurs when a byte of data has been received or transmitted by the I<sup>2</sup>C interface, or an I<sup>2</sup>C slave address match occurs, or an I<sup>2</sup>C bus time-out occurs. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the I<sup>2</sup>C Interrupt enable bit, IICE, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the I<sup>2</sup>C Interrupt vector, will take place. When the interrupt is serviced, the I<sup>2</sup>C Interrupt flag, IICF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### **UART Interrupt**

Several individual UART conditions can generate a UART interrupt. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver reaching FIFO trigger level, receiver overrun, address detect and an RX/TX pin wake-up. To allow the program to branch to the corresponding interrupt vector address, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must first be set. When the interrupt is enabled, the stack is not full and any of the conditions described above occurs, a subroutine call to the UART Interrupt vector, will take place. When the UART Interrupt is serviced, the UART Interrupt flag, URF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts. However, the USR register flags will only be cleared when certain actions are taken by the UART, the details of which are given in the UART section.

#### LVD Interrupt

An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and Low Voltage Interrupt enable bit, LVE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the LVD Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the LVD Interrupt flag, LVF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

#### **EEPROM Interrupt**

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Erase or Write cycle ends. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Erase or Write cycle ends, a subroutine call to the EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the EEPROM Interrupt flag, DEF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

#### **Interrupt Wake-up Function**

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are



to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

#### **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within the Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flag, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

# **Configuration Options**

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. The option must be defined for proper system function, the details of which are shown in the table.


No.	Options						
Oscillato	r Option						
1	HIRC frequency selection – f <sub>HIRC</sub> : 8MHz, 12MHz, 16MHz						

Note: When the HIRC has been configured at a frequency shown in this table, the HIRC1 and HIRC0 bits should also be set to select the same frequency to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.




# **Application Circuits**

# BS82C16CA





### BS82D20CA



### **Instruction Set**

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

### **Moving and Transferring Data**

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

#### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



#### **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



# **Instruction Set Summary**

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

#### **Table Conventions**

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			-
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 Note	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 Note	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 Note	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 Note	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 Note	С
Logic Operation			
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 Note	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 Note	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 Note	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 Note	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & Decrement			
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 Note	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 Note	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 <sup>Note</sup>	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 <sup>Note</sup>	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 Note	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation	1		
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Oper	ation		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m]	Skip if Data Memory is not zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read C	peration		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneou	IS		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



#### **Extended Instruction Set**

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

Mnemonic	Description	Cycles	Flag Affected			
Arithmetic	Arithmetic					
LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC			
LADDM A,[m]	Add ACC to Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC			
LADC A,[m]	Add Data Memory to ACC with Carry	2	Z, C, AC, OV, SC			
LADCM A,[m]	Add ACC to Data memory with Carry	2 <sup>Note</sup>	Z, C, AC, OV, SC			
LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ			
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ			
LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ			
LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ			
LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 <sup>Note</sup>	С			
Logic Operation	on					
LAND A,[m]	Logical AND Data Memory to ACC	2	Z			
LOR A,[m]	Logical OR Data Memory to ACC	2	Z			
LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z			
LANDM A,[m]	Logical AND ACC to Data Memory	2 <sup>Note</sup>	Z			
LORM A,[m]	Logical OR ACC to Data Memory	2 <sup>Note</sup>	Z			
LXORM A,[m]	Logical XOR ACC to Data Memory	2 <sup>Note</sup>	Z			
LCPL [m]	Complement Data Memory	2 <sup>Note</sup>	Z			
LCPLA [m]	Complement Data Memory with result in ACC	2	Z			
Increment & De	ecrement					
LINCA [m]	Increment Data Memory with result in ACC	2	Z			
LINC [m]	Increment Data Memory	2 <sup>Note</sup>	Z			
LDECA [m]	Decrement Data Memory with result in ACC	2	Z			
LDEC [m]	Decrement Data Memory	2 <sup>Note</sup>	Z			
Rotate						
LRRA [m]	Rotate Data Memory right with result in ACC	2	None			
LRR [m]	Rotate Data Memory right	2 <sup>Note</sup>	None			
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С			
LRRC [m]	Rotate Data Memory right through Carry	2 <sup>Note</sup>	С			
LRLA [m]	Rotate Data Memory left with result in ACC	2	None			
LRL [m]	Rotate Data Memory left	2 <sup>Note</sup>	None			
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	С			
LRLC [m]	Rotate Data Memory left through Carry	2 <sup>Note</sup>	С			
Data Move						
LMOV A,[m]	Move Data Memory to ACC	2	None			
LMOV [m],A	Move ACC to Data Memory	2 <sup>Note</sup>	None			
Bit Operation						
LCLR [m].i	Clear bit of Data Memory	2 <sup>Note</sup>	None			
LSET [m].i	Set bit of Data Memory	2 <sup>Note</sup>	None			



Mnemonic	Description	Cycles	Flag Affected		
Branch		•			
LSZ [m]	Skip if Data Memory is zero	2 <sup>Note</sup>	None		
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 <sup>Note</sup>	None		
LSNZ [m]	Skip if Data Memory is not zero	2 <sup>Note</sup>	None		
LSZ [m].i	Skip if bit i of Data Memory is zero	2 <sup>Note</sup>	None		
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 <sup>Note</sup>	None		
LSIZ [m]	Skip if increment Data Memory is zero	2 <sup>Note</sup>	None		
LSDZ [m]	Skip if decrement Data Memory is zero	2 <sup>Note</sup>	None		
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 <sup>Note</sup>	None		
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 <sup>Note</sup>	None		
Table Read					
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 <sup>Note</sup>	None		
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None		
LITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	3 <sup>Note</sup>	None		
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None		
Miscellaneous					
LCLR [m]	Clear Data Memory	2 <sup>Note</sup>	None		
LSET [m]	Set Data Memory	2 <sup>Note</sup>	None		
LSWAP [m]	Swap nibbles of Data Memory	2 <sup>Note</sup>	None		
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None		

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

<sup>2.</sup> Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



#### **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

 $\begin{aligned} & \text{Operation} & & \text{ACC} \leftarrow \text{ACC} + [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$ 

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C, SC

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

Program Counter ← addr

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation  $[m].i \leftarrow$ Affected flag(s) None

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z

**CPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H \text{ or}$ 

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s) C



**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

 $PDF \leftarrow 1$ 

Affected flag(s) TO, PDF

INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

 $\begin{array}{ll} \text{Operation} & \quad & \text{ACC} \leftarrow [m] \\ \text{Affected flag(s)} & \quad & \text{None} \\ \end{array}$ 

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

**MOV** [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None



**NOP** No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

**ORM A,[m]** Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None



Rotate Data Memory left with result in ACC RLA [m]

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

Rotate Data Memory left through Carry RLC [m]

The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 Description

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

> $[m].0 \leftarrow C$  $C \leftarrow [m].7$

C Affected flag(s)

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s)  $\mathbf{C}$ 

RR [m] Rotate Data Memory right

The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. Description

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation  $ACC.i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 Description

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

[m].7 ← C

 $C \leftarrow [m].0$ 

Affected flag(s) C



RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s) C

**SBC A,[m]** Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SBC A, x** Subtract immediate data from ACC with Carry

Description The immediate data and the complement of the carry flag are subtracted from the

Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag

will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - C$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

**SDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None



**SET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

**SET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & \quad [m].i \leftarrow 1 \\ \text{Affected flag(s)} & \quad \text{None} \end{array}$ 

**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

**SIZA [m]** Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ [m].i** Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if  $[m].i \neq 0$ 

Affected flag(s) None

**SNZ** [m] Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if  $[m] \neq 0$ 

Affected flag(s) None

**SUB A,[m]** Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{array}{ll} \text{Operation} & \text{ACC} \leftarrow \text{ACC} - [m] \\ \text{Affected flag(s)} & \text{OV, Z, AC, C, SC, CZ} \\ \end{array}$ 



**SUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{aligned} & \text{Operation} & & [m] \leftarrow ACC - [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC, CZ} \end{aligned}$ 

**SUB A,x** Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s) None

**SWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

**SZ [m]** Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds

with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**SZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None

**SZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None



**TABRD [m]** Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBLP and

TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**ITABRD [m]** Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory

Description Increment table pointer low byte, TBLP, first and then the program code (specific page)

addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**ITABRDL [m]** Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XOR A,x** Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z



#### **Extended Instruction Definition**

The extended instructions are used to directly access the data stored in any data memory sections.

**LADC A,[m]** Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

**LADCM A,[m]** Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

 $\begin{aligned} & \text{Operation} & & & [m] \leftarrow ACC + [m] + C \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$ 

**LADD A,[m]** Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

**LADDM A,[m]** Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

**LAND A,[m]** Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

**LANDM A,[m]** Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

LCLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

LCLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow 0$ Affected flag(s) None



LCPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow [m]$ 

Affected flag(s) Z

**LCPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**LDAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s)

**LDEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**LDECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**LINC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**LINCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z



**LMOV A,[m]** Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation  $ACC \leftarrow [m]$ Affected flag(s) None

**LMOV [m],A** Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None

LOR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**LORM A,[m]** Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

LRL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

**LRLA [m]** Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

LRLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$  $C \leftarrow [m].7$ 

C \ [III]

Affected flag(s) C

**LRLCA [m]** Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C



LRR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

**LRRA [m]** Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

LRRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow C$   $C \leftarrow [m].0$ 

G

Affected flag(s) C

**LRRCA [m]** Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

**LSBC A,[m]** Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

**LSBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ



**LSDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

**LSDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0, the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

LSET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

**LSET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation  $[m].i \leftarrow 1$ Affected flag(s) None

**LSIZ** [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

**LSIZA [m]** Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**LSNZ [m].i** Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a three

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if  $[m].i \neq 0$ 

Affected flag(s) None



**LSNZ [m]** Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if  $[m] \neq 0$ 

Affected flag(s) None

**LSUB A,[m]** Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

**LSUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{array}{ll} \text{Operation} & [m] \leftarrow \text{ACC} - [m] \\ \text{Affected flag(s)} & \text{OV, Z, AC, C, SC, CZ} \\ \end{array}$ 

**LSWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 $\sim$ [m].0  $\leftrightarrow$  [m].7 $\sim$ [m].4

Affected flag(s) None

**LSWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation ACC.3 $\sim$ ACC.0  $\leftarrow$  [m].7 $\sim$ [m].4

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

**LSZ [m]** Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the

following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**LSZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None



**LSZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

**LTABRD [m]** Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and

TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LTABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LITABRD [m]** Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory

Description Increment table pointer low byte, TBLP, first and then the program code (specific page)

addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LITABRDL [m]** Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LXOR A.[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**LXORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z



### **Package Information**


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.


- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- · Carton information



# 24-pin SOP (300mil) Outline Dimensions









Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.406 BSC		
В		0.295 BSC	
С	0.012	_	0.020
C'	0.606 BSC		
D	_	_	0.104
E	0.050 BSC		
F	0.004	_	0.012
G	0.016	_	0.050
Н	0.008	_	0.013
α	0°	_	8°


Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
А	10.30 BSC		
В		7.50 BSC	
С	0.31	_	0.51
C'		15.40 BSC	
D	_	_	2.65
E	1.27 BSC		
F	0.10	_	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°



# 24-pin SSOP (150mil) Outline Dimensions









Cumbal	Dimensions in inch		
Symbol	Min.	Nom.	Max.
А	0.236 BSC		
В		0.154 BSC	
С	0.008	_	0.012
C'	0.341 BSC		
D	_	_	0.069
E	0.025 BSC		
F	0.004	_	0.010
G	0.016	_	0.050
Н	0.004	_	0.010
α	0°	_	8°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	6.00 BSC		
В		3.90 BSC	
С	0.20	_	0.30
C'	8.66 BSC		
D	_	_	1.75
E		0.635 BSC	
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.10	_	0.25
α	0°	_	8°



# 28-pin SOP (300mil) Outline Dimensions









Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
А		0.406 BSC		
В		0.295 BSC		
С	0.012	_	0.020	
C'		0.705 BSC		
D	_	_	0.104	
E		0.050 BSC		
F	0.004	_	0.012	
G	0.016	_	0.050	
Н	0.008	_	0.013	
α	0°	_	8°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	10.30 BSC		
В		7.50 BSC	
С	0.31	_	0.51
C'	17.90 BSC		
D	_	_	2.65
E		1.27 BSC	
F	0.10	_	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°



# 28-pin SSOP (150mil) Outline Dimensions








Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
А		0.236 BSC		
В		0.154 BSC		
С	0.008	_	0.012	
C'		0.390 BSC		
D	_	_	0.069	
E		0.025 BSC		
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	6.00 BSC		
В		3.90 BSC	
С	0.20	_	0.30
C'	9.90 BSC		
D	_	_	1.75
E	0.635 BSC		
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.10	_	0.25
α	0°	_	8°



# 48-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch			
Зушьог	Min.	Nom.	Max.	
A	0.354 BSC			
В		0.276 BSC		
С		0.354 BSC		
D		0.276 BSC		
E		0.020 BSC		
F	0.007	0.009	0.011	
G	0.053	0.055	0.057	
Н	_	_	0.063	
I	0.002 — 0.006			
J	0.018	0.024	0.030	
K	0.004	_	0.008	
α	0°	_	7°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	9.00 BSC		
В	7.00 BSC		
С	9.00 BSC		
D	7.00 BSC		
E	0.50 BSC		
F	0.17	0.22	0.27
G	1.35	1.40	1.45
Н	_	_	1.60
I	0.05	_	0.15
J	0.45	0.60	0.75
K	0.09	_	0.20
α	0°	_	7°



Copyright<sup>©</sup> 2024 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not quarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.