

Specification

BT45228

BTHQ128064AVD1-FSTF-12-LEDWHITE-COG

Doc. No.: COG-BTD12864-42 Version November 2010

> Supplied by: Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

Telephone: +44 (0)1493 602602 **Fax:** +44 (0)1493 665111



DOCUMENT REVISION HISTORY:

DOCUMENT REVISION	DATE	DESCRIPTION	CHANGED BY	CHECKED BY
FROM TO				
	2010.11.02	First Release. Based on: a.) VL-QUA-012B REV.Y 2010.12.10 According to VL-QUA-012B, LCD size is small because Unit Per Laminate=24 which is more than 6pcs/Laminate.	LIWEI	CHI SHAO BO



CONTENTS

Page No.

1.	GENERAL DESCRIPTION	4
2.	MECHANICAL SPECIFICATIONS	4
3.	INTERFACE SIGNALS	7
4. 4.1 4.2	ABSOLUTE MAXIMUM RATINGS ELECTRICAL MAXIMUM RATINGS – FOR IC ONLY ENVIRONMENTAL CONDITION	9 9 10
5. 5.1 5.2 5.3 5.4 5.5 5.6	ELECTRICAL SPECIFICATIONS TYPICAL ELECTRICAL CHARACTERISTICS APPENDIX – LED CHROMATICS COORDINATES TIMING SPECIFICATIONS COMMAND TABLE INITIAL CODE SETTING (FOR REFERENCE ONLY) REFERENCE CIRCUIT	11 11 12 15 16
6. 6.1 6.2	ELECTRO-OPTICAL CHARACTERISTICS ISO PLOT OPTICAL CHARACTERISTICS DEFINITION	17 17 18
7.	LCD COSMETIC CONDITIONS	19
8.	REMARK	19



Specification of LCD Module Type Model No.: COG-BTD12864-42

1. General Description

- 128 x 64 Dots FSTN Positive Black & White Transflective Dot Matrix LCD Module.
- Viewing Angle: 12 o'clock direction.
- Driving duty: 1/65 Duty, 1/7 bias.
- 'SITRONIX' ST7565P (COG) Dot Matrix LCD Driver or equivalent.
- Logic voltage: 3.3V.
- FPC connection.
- White LED02 backlight.
- "RoHS" compliance.

2. Mechanical Specifications

The mechanical detail is shown in Fig. 2 and summarized in Table 1 below.

Parameter	Unit	
Outline dimensions	55.6(W) x 70.2(H) x 4.42(D) (Included FPC. Excluded pins)	mm
Viewing area	50.60(W) x 31.0(H)	mm
Active area	46.577(W) x 27.697(H)	mm
Display format	128(W) x 64(H)	dots
Dot size	0.349(W) x 0.418(H)	mm
Dot spacing	0.015(W) x 0.015(H)	mm
Dot pitch	0.364(W) x 0.433(H)	mm
Weight	Approx: 14	grams

Table 1

Supplied by: Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

Telephone: +44 (0)1493 602602 **Fax:** +44 (0)1493 665111






Figure 1: Module Specification

Supplied by: Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

Telephone: +44 (0)1493 602602 **Fax:** +44 (0)1493 665111 Email: sales@midasdisplays.com Website: www.midasdisplays.com 5






Figure 3: Block Diagram.



3. Interface signals

Table 2(a): Pin Assignment

Pin No.	Symbol	Description									
1	P/S	This pin configures the interface to be parallel mode or serial mode. $P/S = "H": Parallel data input/output.P/S = "L": Serial data input.The following applies depending on the P/S status:P/SData/CommandDataRead/WriteSerial Clock"H"D/CD0 to D7\overline{RD}, \overline{WR}"L"D/CD7Write onlyWhen P/S = "L", D0 to D5 must be fixed to "H".$									
2	C86	RD (E) and WR (R/W) are fixed to either "H" or "L".The serial access mode does NOT support read operation.This is the MPU interface selection pin.C86 = "H": 6800 Series MPU interface.C96 = "H": 0000 Series MPU interface.									
3	V0	C86 = "L": 8080 Series MPU interface. This is a multi-level power supply for the liquid crystal drive. The voltage									
4	V0 V1	supply applied is determined by the liquid crystal cell, and is changed									
5	V1 V2	through the use of a resistive voltage divided or through changing the									
6	V3	impedance using an op. amp. Voltage levels are determined based on VSS,									
7	V4	and must maintain the relative magnitudes shown below. $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge VSS$ When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command. For 1/7 bias: V1= 6/7 * V0, V2=5/7 * V0, V3=2/7 *V0, V4=1/7 * V0.									
8	C2-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2P terminal.									
9	C2+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2N terminal.									
10	C1+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.									
11	C1-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1P terminal.									
12	C3+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.									
13	VOUT	DC/DC voltage converter. Connect a capacitor between this terminal and VSS or VDD.									
14	VSS	Ground.									
15	VDD	Power supply pins for logic.									

Supplied by: Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU



Table 2(b): Pin Assignment

Pin No.	Symbol	Description
16	D7	
17	D6	This is an 8-bit bi-directional data bus that connects to an 8-bit standard MPU
18	D5	data bus. When the excitation is schedule ($\mathbf{D}(\mathbf{S} - \mathbf{L}, \mathbf{O}\mathbf{W})$) then \mathbf{D}^{T} eccentricity
19	D4	When the serial interface is selected ($P/S = LOW$), then D7 serves as the serial data input terminal (SI) and D6 serves as the serial clock input terminal (SCL).
20	D3	At this time, D0 to D5 are set to high impedance.
21	D2	When the chip select is inactive, D0 to D7 are set to high impedance.
22	D1	when the emp select is macrive, bo to by are set to man impedance.
23	D0	
24	E(RD)	When connected to 8080 series MPU, this pin is treated as the "RD" signal of the 8080 MPU and is LOW-active. The data bus is in an output status when this signal is "L". When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active. This is the enable clock input terminal of the 6800 Series MPU.
25	R/W(WR)	When connected to 8080 series MPU, this pin is treated as the " \overline{WR} " signal of the 8080 MPU and is LOW-active. The signals on the data bus are latched at the rising edge of the \overline{WR} signal. When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type : When R/W = "H": Read. When R/W = "L": Write.
26	D/C	This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command. D/C = "H": Indicates that D0 to D7 are display data. D/C = "L": Indicates that D0 to D7 are control data.
27	CS1	This is the chip select signal. When /CS1 = "L", then the chip select becomes active, and data/command I/O is enabled.
28	RES	When $\overline{\text{RES}}$ is set to "L", the register settings are initialized (cleared). The reset operation is performed by the /RES signal level.

BATRON

4. Absolute Maximum Ratings

4.1 Electrical Maximum Ratings – for IC Only

Table 3

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD	+0.3	+3.6	V
Power Supply voltage (VDD2)	VDD2	+0.3	+3.6	V
Power Supply voltage (V0, VOUT)	V0, VOUT	+0.3	+14.5	V
Power Supply voltage (V1, V2, V3, V4)	V1, V2, V3, V4	V0	+0.3	V

Note:

- 1. The VDD2, V0 to V4 and VOUT are relative to the VSS = 0V reference.
- 2. Insure that the voltage levels of V1, V2, V3, and V4 are always such that VOUT \geq V0 \geq V1 \geq V2 \geq V3 \geq V4.
- 3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.




Figure 3

Email: sales@midasdisplays.com Website: www.midasdisplays.com



4.2 Environmental Condition

Table 4

Item	Oper Tempe (To	erature	Stor Tempe (Ts	erature tg)	Remark				
	Min	Mar	(Not	/	_				
	Min.	Max.	Min.	Max.	D				
Ambient Temperature	0°C	+50°C	-20°C	+65°C	Dry				
Humidity (Note 1)		H for Ta ≤ 40 or 40°C < Ta \leq	°C ≤ Maximum o	perating	No condensation				
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Amplitude:	Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction.							
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duratio Peak accelera Number of sl perpendicula	3 directions							

Note 1: Product cannot sustain at extreme storage conditions for long time.



5. Electrical Specifications

5.1 Typical Electrical Characteristics

At Ta = $+25 \circ C$, VDD = $+3.3\pm 5\%$, VSS = 0V.

		lable 5			-	
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VDD-VSS		3.14	3.3	3.47	V
Supply voltage (LCD) (built-in)	VLCD =V0-VSS	Ta = 0 °C, Character mode, VDD = $+3.3$ V, Note 1	-	8.9	-	v
		Ta = 25 °C, Character mode, VDD = $+3.3$ V, Note 1	8.5	8.8	9.1	v
		Ta = $+50$ °C, Character mode, VDD = $+3.3$ V, Note 1	-	8.5	-	v
Low-level input signal voltage	V _{ILC}	Note 2	VSS	-	0.2xVDD	V
High-level input signal voltage	V _{IHC}	Note 2	0.8xVDD	-	VDD	V
Supply Current (Logic & LCD)	IDD	VDD = +3.3V,Note 1, Character mode	-	0.46	0.69	mA
		VDD = +3.3V,Note 1, Checker board mode	-	0.78	1.2	mA
Supply current of White LED02 backligh	VLED	Forward current = $2 \times 15 \text{mA}$	3.2	3.6	4.0	v
Luminance (on the backlight surface) of backlight		Number of LED dice =2dies.	-	495	-	cd/m ²


Table 5

Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.

Note 2: D/C, D0 to D5, D6, D7, $E(\overline{RD})$, $R/W(\overline{WR})$, $\overline{CS1}$, C86, P/S, \overline{RES} terminals.

Note 3: Do not display a fixed pattern for more than 30 min. because it may cause image sticking due to LCD characteristics. It is recommended to change display pattern frequently. If customer must fix display pattern on the screen, please consider to activate screen saver.

5.2 Appendix - LED Chromatics Coordinates



Supplied by:

Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

Telephone: +44 (0)1493 602602 **Fax:** +44 (0)1493 665111



5.3 Timing Specifications

System Bus read/Write Characteristics 1 (For the 8080 Series MPU) At Ta = 0 °C to +50 °C, VDD = +3.3V±5%, VSS = 0V.

<u>Table 6</u>

lto m	Signal	Sumbol	Condition	Rat	ing	Units	
Item	Signal	Symbol	Condition	Min.	Max.	Units	
Address hold time		tанв		0	-		
Address setup time	A0	tAW8		0	-		
System cycle time]	tcyc8		240	-		
Enable L pulse width (WRITE)	WR	tcclw		80	_		
Enable H pulse width (WRITE)		tсснw		80	_		
Enable L pulse width (READ)	- RD	tCCLR		140	_	Ns	
Enable H pulse width (READ)		tcchr		80			
WRITE Data setup time		tDS8		40	_		
WRITE Address hold time		tDH8		0			
READ access time	- D0 to D7	tACC8	C∟ = 100 pF	_	70		
READ Output disable time		tонв	C∟ = 100 pF	5	50		

*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(t_r + t_f) \leq (t_{CYC8} - t_{CCLW} - t_{CCHW})$ for $(t_r + t_f) \leq (t_{CYC8} - t_{CCLR} - t_{CCHR})$ are specified.

 $^{\ast}2$ All timing is specified using 20% and 80% of VDD as the reference.

*3 tCCLW and tCCLR are specified as the overlap between /CS1 being "L" (CS2 = "H") and /WR and /RD being at the "L" level.




Figure 5: The timing diagram of system bus read/write (For the 8080 Series MPU)



System Bus read/Write Characteristics 2 (For the 6800 Series MPU)

At Ta =0 °C to +50 °C, VDD = +3.3V±5%, VSS = 0V.

ltem	Signal	Symbol	Condition	Rat	ing	Units
item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tан6		0	_	
Address setup time	A0	tAW6		0	_	
System cycle time		tcyc6		240	_	
Enable L pulse width (WRITE)	WR	tewlw		80	_	
Enable H pulse width (WRITE)		t EWHW		80]
Enable L pulse width (READ)	RD	tewlr		80	_	ns
Enable H pulse width (READ)		t EWHR		140		
WRITE Data setup time		tDS6		40		
WRITE Address hold time		tDH6		0		
READ access time	- D0 to D7	tacc6	CL = 100 pF	_	70	1
READ Output disable time	1	t он6	CL = 100 pF	5	50	1

Table 7

*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(t_r + t_f) \leq (t_{CYC6} - t_{EWLW} - t_{EWHW})$ for $(t_r + t_f) \leq (t_{CYC6} - t_{EWLR} - t_{EWHR})$ are specified.

*2 All timing is specified using 20% and 80% of VDD as the reference.

*3 tewlw and tewlr are specified as the overlap between $\overline{\text{CS1}}$ being "L" (CS2 = "H") and E.




Figure 6: The timing diagram of system bus read/write (For the 6800 Series MPU)

Supplied by: Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

Email: sales@midasdisplays.com Website: www.midasdisplays.com

BATRON


Reset Timing

At Ta =0 °C to +50 °C, VDD = +3.3V±5%, VSS = 0V.

Table 8

ltem	Signal	Symbol	Condition		Rating			
item	Signal	Symbol	Condition	Min.	Тур.	Max.	Units	
Reset time		tR		—	_	1.0	us	
Reset "L" pulse width	/RES	trw		1.0		_	us	

*1 All timing is specified with 20% and 80% of VDD as the standard.







5.4 Command Table

					-	Tab	le 9	9					
Command				Cor	nma	nd C	Code	Э					Function
	A0	/RD	/WR			D5							
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1		0 1	LCD display ON/OFF 0: OFF, 1: ON
(2) Display start line set	0	1	0	0	1	D	ispla	ay st	art a	ddi	res	s	Sets the display RAM display star line address
(3) Page address set	0	1	0	1	0	1	1	Pa	age a	add	res	s	Sets the display RAM page address
(4) Column address set upper bit Column address set lower bit	0	1 1	0 0	0 0	0 0	0 0	1 0	col Lea	st si umn ast s umn	ad ign	dre ifica	ess ant	Sets the most significant 4 bits of the display RAM column address. Sets the least significant 4 bits of the display RAM column address.
(5) Status read	0	0	1		St	atus		0	0	C)	0	Reads the status data
(6) Display data write	1	1	0			Ņ	Writ	e da	ita				Writes to the display RAM
(7) Display data read	1	0	1			I	Rea	d da	ata				Reads from the display RAM
(8) ADC select	0	1	0	1	0	1	0	0	0	0		0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9) Display normal/ reverse	0	1	0	1	0	1	0	0	1	1		0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0		0 1	Display all points 0: normal display 1: all points ON
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1		0 1	Sets the LCD drive voltage bias ratio 0: 1/9 bias, 1: 1/7 bias (ST7565P)
(12) Read/modify/write	0	1	0	1	1	1	0	0	0	С)	0	Column address increment At write: +1 At read: 0
(13) End	0	1	0	1	1	1	0	1	1	1	1	0	Clear read/modify/write
(14) Reset	0	1	0	1	1	1	0	0	0	1	1	0	Internal reset
(15) Common output mode select	0	1	0	1	1	0	0	0 1	*	*	r	*	Select COM output scan direction 0: normal direction 1: reverse direction
(16) Power control set	0	1	0	0	0	1	0	1		oera ode		g	Select internal power supply operating mode
(17) Vo voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0		esis atio			Select internal resistor ratio(Rb/Ra) mode
(18) Electronic volume mode set Electronic volume register set	0	1	0	1 0	0 0	0 Ele	0 ctro	0 nic v	0 volur	0 ne		1 ue	Set the V₀ output voltage electronic volume register
(19) Static indicator ON/OFF Static indicator	0	1	0	1	0	1	0	1	1			0 1	0: OFF, 1: ON
register set				0	0	0	0	0	0	Ĺ	יועו כ	ode	Set the flashing mode
(20) Booster ratio set	0	1	0	1 0	1 0	1 0	1 0	1 0		ste) ep- ⁄alu	up	select booster ratio 00: 2x,3x,4x 01: 5x 11: 6x
(21) Power saver													Display OFF and display all points ON compound command
(22) NOP	0	1	0	1	1	1	0	0	0	1	1	1	Command for non-operation
(23) Test	0	1	0	1	1	1	1	*	*	4	*	*	Command for IC test. Do not use this command

Supplied by: Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

Telephone: +44 (0)1493 602602 **Fax:** +44 (0)1493 665111




5.5 Initial code setting (for reference only)

Table 10

Description	Setting data		
Reset	0xe2		
LCD bias set	0xa3		
ADC select	0xa0		
Common output mode select	0xc8		
V5 voltage regulator internal resistor ratio set	0x25		
Electronic volume mode set	0x81		
Electronic volume	0x13		
Power control set	0x25		
Display start line set	0x40		
Page address set	0xb0		
Column address upper bit set	0x10		
Column address lower bit set	0x04		
Display all point ON/OFF	0xa4		
Display normal or reverse	Охаб		

5.6 Reference circuit



Supplied by:

Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU




6. Electro-Optical Characteristics

Itom	Carrente a l	Temp. Value			I Init	Condition		
Item	Symbol	°C	Min.	Тур.	Max.	Unit	Condition	
Driving voltage	Vop	+25	-	8.8	-	V	Vop= optimum voltage	
Response time	Ton	+25	-	202	303	- msec	Vop= Optimum voltage $\theta = 0^\circ, \phi = 0^\circ$	
	Toff		-	85	128			
Optimum viewing area Cr ≥ 2	θ1(6 o'clock)	+25	27	38	-	DEG	+ 0°	Vop= Optimum voltage (Remark 1)
	$\theta 2(12 \text{ o'clock})$		21	30	-		$\phi = 0^{\circ}$	
	<pre> \$\$\\$\\$</pre>		28	40	-		$\theta = 0^{\circ}$	
	\$\$\\$		31	30	-			
Contrast ratio	Cr	+25	3	4.7	-	-	Vop = Optimum voltage $\theta = 0^{\circ}, \phi = 0^{\circ}$	
Transmittance		+25	13%	19%	-	-	- Vop = Optimum voltage	

<u>Table 11</u>

Remark 1: Due to hardware limitation, the maximum measurable angle is 50 $^{\rm O}$

6.1 ISO plot




Email: sales@midasdisplays.com Website: www.midasdisplays.com




6.2 Optical Characteristics Definition

a.) Viewing Angle



- b.) Contrast Ratio
- B1 = segments luminance in case of non-selected waveform
- B2 = segments luminance in case of selected waveform



c.) Response Time

