

PNP Epitaxial Planar Transistor

BTA1210FP


Description

The BTA1210FP is a PNP Darlington transistor, designed for use in general purpose amplifier and low speed switching application.


Features

- High BV_{CEO}
- High DC current gain
- High current capability
- Monolithic construction with built-in base-emitter shunt resistors
- RoHS compliant package

Equivalent Circuit




Outline



Ordering Information

Device	Package	Shipping
BTA1210FP-0-UB-S	TO-220FP (RoHS compliant package)	50 pcs/tube, 20 tubes/box, 4 boxes / carton





Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V _{CB0}	-120	V
Collector-Emitter Voltage	V _{CE0}	-120	V
Emitter-Base Voltage	V _{EBO}	-5	V
Collector Current (DC)	I _C	-10	A
Collector Current (Pulse)	I _{CP}	-15 (Note)	A
Power Dissipation	Pd(T _A =25°C)	2	W
	Pd(T _C =25°C)	60	W
Thermal Resistance, Junction to Ambient	R _{θJA}	62.5	°C/W
Thermal Resistance, Junction to Case	R _{θJC}	2.08	°C/W
Junction Temperature	T _j	150	°C
Storage Temperature	T _{stg}	-55~+150	°C

Note : Single Pulse Pw ≤ 350μs, Duty ≤ 2%.

Characteristics (Ta=25°C)


Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV _{CE0}	-120	-	-	V	I _C =-1mA, I _B =0
BV _{CB0}	-120	-	-	V	I _C =-100μA, I _E =0
I _{CB0}	-	-	-200	μA	V _{CB} =-120V, I _E =0
I _{CE0}	-	-	-200	μA	V _{CE} =-120V, I _B =0
I _{EBO}	-	-	-2	mA	V _{EB} =-5V, I _C =0
*V _{CE(sat)1}	-	-	-2	V	I _C =-4A, I _B =-16mA
*V _{CE(sat)2}	-	-	-4	V	I _C =-8A, I _B =-80mA
*V _{BE(sat)}	-	-	-4.5	V	I _C =-8A, I _B =-80mA
*V _{BE(on)}			-2.8	V	V _{CE} =-4V, I _C =-4A
*h _{FE1}	1	-	12	K	V _{CE} =-4V, I _C =-4A
*h _{FE2}	100	-	-	-	V _{CE} =-4V, I _C =-8A
C _{ob}	-		300	pF	V _{CB} =-10V, I _E =0A, f=1MHz

*Pulse Test : Pulse Width ≤ 380μs, Duty Cycle ≤ 2%




Characteristic Curves


Current Gain vs Collector Current




Saturation Voltage vs Collector Current




On voltage vs Collector Current



Power Derating Curve




Power Derating Curve



Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tl)	60-150 seconds	60-150 seconds
Peak Temperature(Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

TO-220FP (C Forming) Dimension



The drawing shows a 3-lead TO-220FP plastic package with dimensions labeled A through L2. The top view shows a square body with a central circular hole and four mounting holes. The side view shows the package height and lead lengths. The marking view shows the device name 'A1210' and a date code window above three leads labeled 1, 2, and 3.

3-Lead TO-220FP Plastic Package
 CYStek Package Code: FP

Marking:
 Device Name → A1210
 Date Code → [] []

Style: Pin 1.Base 2.Collector 3.Emitter

*Typical


DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.169	0.185	4.300	4.700	E	0.583	0.598	14.800	15.200
A1	0.051 REF		1.300 REF		e	0.100*		2.540*	
A2	0.110	0.126	2.800	3.200	F	0.106 REF		2.700 REF	
A3	0.098	0.114	2.500	2.900	Φ	0.138 REF		3.500 REF	
b	0.020	0.030	0.500	0.750	h	0.000	0.012	0.000	0.300
b1	0.043	0.053	1.100	1.350	L	1.102	1.118	28.000	28.400
b2	0.059	0.069	1.500	1.750	L1	0.067	0.075	1.700	1.900
c	0.020	0.030	0.500	0.750	L2	0.075	0.083	1.900	2.100
D	0.392	0.408	9.960	10.360					

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

TO-220FP (S Forming) Dimension



3-Lead TO-220FP Plastic Package
 CYStek Package Code: FP

Marking:

Device Name → A1210
 Date Code → [] [] [] []

Style: Pin 1.Base 2.Collector 3.Emitter

*Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.171	0.183	4.35	4.65	G	0.246	0.258	6.25	6.55
A1	0.051 REF		1.300 REF		H	0.138 REF		3.50 REF	
A2	0.112	0.124	2.85	3.15	H1	0.055 REF		1.40 REF	
A3	0.102	0.110	2.60	2.80	H2	0.256	0.272	6.50	6.90
b	0.020	0.030	0.50	0.75	J	0.031 REF		0.80 REF	
b1	0.031	0.041	0.80	1.05	K	0.020		0.50 REF	
b2	0.047 REF		1.20 REF		L	1.102	1.118	28.00	28.40
c	0.020	0.030	0.500	0.750	L1	0.043	0.051	1.10	1.30
D	0.396	0.404	10.06	10.26	L2	0.036	0.043	0.92	1.08
E	0.583	0.598	14.80	15.20	M	0.067 REF		1.70 REF	
e	0.100 *		2.54*		N	0.012 REF		0.30 REF	
F	0.106 REF		2.70 REF						

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.