

General Purpose NPN Epitaxial Planar Transistor


BTC2655S3

| | |
|------------------|-------|
| BV_{CEO} | 50V |
| I_C | 2A |
| $R_{CESAT(max)}$ | 300mΩ |


Features

- High breakdown voltage, $BV_{CEO} \geq 50V$
- Large continuous collector current capability
- Low collector saturation voltage
- Pb-free lead plating package

Symbol




Outline



Ordering Information

| Device | Package | Shipping |
|------------------|--|------------------------|
| BTC2655S3-0-T1-G | SOT-323 (Pb-free lead plating and halogen-free package) | 3000 pcs / tape & reel |





Absolute Maximum Ratings (Ta=25°C)

| Parameter | Symbol | Limits | Unit |
|--|-----------------------------------|----------|------|
| Collector-Base Voltage | V _{CBO} | 100 | V |
| Collector-Emitter Voltage | V _{CEO} | 50 | V |
| Emitter-Base Voltage | V _{EBO} | 7 | V |
| Collector Current (DC) | I _C | 2 | A |
| Collector Current (pulse) | I _{CP} | 5 (Note) | A |
| Base Current | I _B | 0.5 | A |
| Power Dissipation | P _D | 225 | mW |
| Thermal Resistance, Junction to Ambient | R _{θJA} | 556 | °C/W |
| Operating Junction and Storage Temperature Range | T _j ; T _{stg} | -55~+150 | °C |







Note : Pulse test, pulse width≤300μs, duty cycle≤2%

Characteristics (Ta=25°C)

| Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|-----------------------|------|------|------|------|--|
| BV _{CBO} | 100 | - | - | V | I _C =50μA |
| BV _{CEO} | 50 | - | - | V | I _C =1mA |
| BV _{EBO} | 7 | - | - | V | I _E =50μA |
| I _{CBO} | - | - | 100 | nA | V _{CB} =100V |
| I _{EBO} | - | - | 100 | nA | V _{EB} =6V |
| *V _{CE(sat)} | - | - | 35 | mV | I _C =100mA, I _B =10mA |
| *V _{CE(sat)} | - | - | 80 | mV | I _C =250mA, I _B =10mA |
| *V _{CE(sat)} | - | 125 | 200 | mV | I _C =500mA, I _B =10mA |
| *V _{CE(sat)} | - | 100 | 300 | mV | I _C =1A, I _B =50mA |
| *R _{CE(sat)} | - | 100 | 300 | mΩ | I _C =1A, I _B =50mA |
| *V _{CE(sat)} | - | - | 350 | mV | I _C =1A, I _B =20mA |
| *V _{BE(sat)} | - | 0.9 | 1.2 | V | I _C =1A, I _B =50mA |
| *h _{FE 1} | 200 | - | 400 | - | V _{CE} =2V, I _C =500mA |
| *h _{FE 2} | 80 | - | - | - | V _{CE} =2V, I _C =1.5A |
| f _T | - | 250 | - | MHz | V _{CE} =2V, I _C =300mA, f=100MHz |
| C _{ob} | - | 13 | - | pF | V _{CB} =10V, I _E =0A, f=1MHz |
| t _{on} | - | 40 | - | ns | V _{CC} =30V, I _C =1A, I _{B1} =-I _{B2} =33mA, R _L =30Ω |
| t _{stg} | - | 500 | - | | |
| t _f | - | 120 | - | | |


*Pulse Test: Pulse Width ≤300μs, Duty Cycles≤2%

Typical Characteristics




Typical Characteristics(Cont.)


On Voltage vs Collector Current




Capacitance Characteristics




Cutoff Frequency vs Collector Current




Power Derating Curve




Recommended Soldering Footprint



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

| | | |
|-----------------|------------------|-----------------|
| Product | Peak Temperature | Soldering Time |
| Pb-free devices | 260 +0/-5 °C | 5 +1/-1 seconds |


Recommended temperature profile for IR reflow



| Profile feature | Sn-Pb eutectic Assembly | Pb-free Assembly |
|---|-------------------------|------------------|
| Average ramp-up rate (T _{smax} to T _p) | 3°C/second max. | 3°C/second max. |
| Preheat | | |
| -Temperature Min(T _{s min}) | 100°C | 150°C |
| -Temperature Max(T _{s max}) | 150°C | 200°C |
| -Time(t _{s min} to t _{s max}) | 60-120 seconds | 60-180 seconds |
| Time maintained above: | | |
| -Temperature (T _L) | 183°C | 217°C |
| - Time (t _L) | 60-150 seconds | 60-150 seconds |
| Peak Temperature(T _P) | 240 +0/-5 °C | 260 +0/-5 °C |
| Time within 5°C of actual peak temperature(tp) | 10-30 seconds | 20-40 seconds |
| Ramp down rate | 6°C/second max. | 6°C/second max. |
| Time 25 °C to peak temperature | 6 minutes max. | 8 minutes max. |

Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-323 Dimension



*: Typical

| DIM | Inches | | Millimeters | | DIM | Inches | | Millimeters | |
|-----|--------|--------|-------------|------|-----|---------|--------|-------------|------|
| | Min. | Max. | Min. | Max. | | Min. | Max. | Min. | Max. |
| A | 0.0315 | 0.0433 | 0.80 | 1.10 | e1 | 0.0256* | | 0.65* | |
| A1 | 0.0000 | 0.0039 | 0.00 | 0.10 | He | 0.0846 | 0.0965 | 2.15 | 2.45 |
| bp | 0.0078 | 0.0157 | 0.20 | 0.40 | Lp | 0.0105 | 0.0181 | 0.26 | 0.46 |
| C | 0.0031 | 0.0059 | 0.08 | 0.15 | Q | 0.0051 | 0.0091 | 0.13 | 0.23 |
| D | 0.0709 | 0.0866 | 1.80 | 2.20 | v | 0.0079 | - | 0.2 | - |
| E | 0.0453 | 0.0531 | 1.15 | 1.35 | w | 0.0079 | - | 0.2 | - |
| e | 0.0472 | 0.0551 | 1.20 | 1.40 | θ | 0° | 8° | 0° | 8° |

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.