



**Microwave Low Noise Amplifier
 NPN Silicon Epitaxial Planar Transistor**

BTC4226S3

Description

- The BTC4226S3 is a NPN silicon epitaxial transistor designed for low noise amplifier at VHF, UHF and CATV band.
- Low Cre. Typ. Cob=0.7pF
- Pb-free and halogen-free package

Symbol

Outline

Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V _{CB0}	20	V
Collector-Emitter Voltage	V _{CE0}	10	V
Emitter-Base Voltage	V _{EB0}	3	V
Collector Current	I _C	100	mA
Power Dissipation	P _d	150	mW
Thermal Resistance, Junction to Ambient	R _{θJA}	833	°C/W
Operating Junction Temperature Range	T _j	-55~+150	°C
Storage Temperature Range	T _{stg}	-65~+150	°C



Characteristics (Ta=25°C)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV _{CBO}	20	-	-	V	I _C =100μA
BV _{CEO}	10	-	-	V	I _C =1mA
BV _{EBO}	3	-	-	V	I _E =10μA
I _{CBO}	-	-	100	nA	V _{CB} =20V
I _{EBO}	-	-	100	nA	V _{EB} =2V
*V _{CE(sat)}	-	-	150	mV	I _C =10mA, I _B =1mA
*V _{BE(sat)}	-	-	1.2	V	I _C =10mA, I _B =1mA
*V _{BE(ON)}	0.7	0.82	0.95	V	V _{CE} =3V, I _C =10mA
*h _{FE}	70	-	250		V _{CE} =3V, I _C =7mA
S ₂₁ e ²	7	9	-	dB	V _{CE} =3V, I _C =7mA, f=1GHz
f _T	3	4.5	-	GHz	V _{CE} =3V, I _C =7mA, f=1GHz
Cre	-	0.7	1.5	pF	V _{CE} =3V, I _E =0mA, f=1MHz


*Pulse Test: Pulse Width ≤300us, Duty Cycle≤2%

Classification Of hFE

Rank	R24	R25
Range	70~140	125~250

Ordering Information


Device	HFE Rank	Package	Shipping
BTC4226S3-4-T1-G	R24	SOT-323 (Pb-free and halogen-free package)	3000 pcs / Tape & Reel
BTC4226S3-5-T1-G	R25	SOT-323 (Pb-free and halogen-free package)	3000 pcs / Tape & Reel






Typical Characteristics


Emitter Grounded Output Characteristics




Emitter Grounded Output Characteristics




Current Gain vs Collector Current




Current Gain vs Collector Current



Current Gain vs Collector Current




Current Gain vs Collector Current




Typical Characteristics(Cont.)


Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Capacitance vs Reverse-biased Voltage




Power Derating Curve



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tl)	60-150 seconds	60-150 seconds
Peak Temperature(Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-323 Dimension



Marking:



Date Code

XX

□□□ :

HFE Rank	R24	R25
Marking Code	R24	R25

3-Lead SOT-323 Plastic Surface Mounted Package
 CYStek Package Code: S3

Style: Pin 1.Base 2.Emitter 3.Collector

*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.0315	0.0433	0.80	1.10	e1	0.0256*		0.65*	
A1	0.0000	0.0039	0.00	0.10	He	0.0846	0.0965	2.15	2.45
bp	0.0078	0.0157	0.20	0.40	Lp	0.0105	0.0181	0.26	0.46
C	0.0031	0.0059	0.08	0.15	Q	0.0051	0.0091	0.13	0.23
D	0.0709	0.0866	1.80	2.20	v	0.0079	-	0.2	-
E	0.0453	0.0531	1.15	1.35	w	0.0079	-	0.2	-
e	0.0472	0.0551	1.20	1.40	θ	0°	8°	0°	8°

- Notes:**
- 1.Controlling dimension: millimeters.
 - 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 - 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.