

**Low Vcesat NPN Epitaxial Planar Transistor**



# BTD2012FP

**Features**

- Low collector-to-emitter saturation voltage, typically  $V_{CE(SAT)}=0.25V$  at  $I_C / I_B=2A / 0.2A$
- Excellent DC current gain characteristics
- High allowable power dissipation,  $P_D=25W(T_C=25^\circ C)$
- Large current capability
- Pb-free package

**Applications**

- DC-DC converter, relay drivers, lamp drivers, motor drivers, strobes.

**Symbol****Outline**



**Absolute Maximum Ratings** (Ta=25°C)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V <sub>CB0</sub>	80	V
Collector-Emitter Voltage	V <sub>CEO</sub>	60	V
Emitter-Base Voltage	V <sub>EBO</sub>	6	V
Collector Current (DC)	I <sub>C</sub>	3	A
Collector Current (Pulse)	I <sub>CP</sub>	6 (Note 1)	
Base Current	I <sub>B</sub>	0.5	A
Power Dissipation @ T <sub>A</sub> =25°C	P <sub>D</sub>	2	W
Power Dissipation @ T <sub>C</sub> =25°C	P <sub>D</sub>	25	
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub>	62.5	°C/W
Thermal Resistance, Junction to Case	R <sub>θJC</sub>	5	°C/W
Insulation Withstand Voltage (RMS) from All Three Leads to External Heatsink	Visol	1000	V
Junction Temperature	T <sub>j</sub>	150	°C
Storage Temperature	T <sub>stg</sub>	-55~+150	°C

Note : 1. Single Pulse , P<sub>w</sub> ≤ 380μs, Duty ≤ 2%.

**Characteristics** (Ta=25°C)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV <sub>CB0</sub>	80	-	-	V	I <sub>C</sub> =10μA, I <sub>E</sub> =0
*BV <sub>CEO</sub>	60	-	-	V	I <sub>C</sub> =1mA, I <sub>B</sub> =0
BV <sub>EBO</sub>	6	-	-	V	I <sub>C</sub> =10μA, I <sub>C</sub> =0
I <sub>CB0</sub>	-	-	1	μA	V <sub>CB</sub> =80V, I <sub>E</sub> =0
I <sub>EBO</sub>	-	-	1	μA	V <sub>EB</sub> =4V, I <sub>C</sub> =0
*V <sub>CE(sat) 1</sub>	-	150	220	mV	I <sub>C</sub> =1A, I <sub>B</sub> =50mA
*V <sub>CE(sat) 2</sub>	-	250	350	mV	I <sub>C</sub> =2A, I <sub>B</sub> =200mA
*V <sub>BE(sat)</sub>	-	1	1.2	V	I <sub>C</sub> =2A, I <sub>B</sub> =100mA
*V <sub>BE(on)</sub>	-	-	1	V	V <sub>CE</sub> =2V, I <sub>C</sub> =500mA
*h <sub>FE 1</sub>	120	-	560	-	V <sub>CE</sub> =5V, I <sub>C</sub> =500mA
*h <sub>FE 2</sub>	60	-	-	-	V <sub>CE</sub> =5V, I <sub>C</sub> =3A
f <sub>T</sub>	-	100	-	MHz	V <sub>CE</sub> =5V, I <sub>C</sub> =500mA, f=5MHz
Cob	-	15	-	pF	V <sub>CB</sub> =10V, f=1MHz


\*Pulse Test : Pulse Width ≤ 380μs, Duty Cycle ≤ 2%

**Classification of h<sub>FE</sub> 1**


Rank	Q	R	S
Range	120~270	180~390	270~560

**Characteristic Curves**


Current Gain vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Output Characteristics



On Voltage vs Collector Current




Power Derating Curve






### Characteristic Curves(Cont.)



**TO-220FP Dimension**



\*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.169	0.185	4.300	4.700	D	0.392	0.408	9.960	10.360
A1	0.051 REF		1.300 REF		E	0.583	0.598	14.800	15.200
A2	0.110	0.126	2.800	3.200	e	0.100 TYP		2.540 TYP	
A3	0.098	0.114	2.500	2.900	F	0.106 REF		2.700 REF	
b	0.020	0.030	0.500	0.750	Φ	0.138 REF		3.500 REF	
b1	0.043	0.053	1.100	1.350	L	1.102	1.118	28.000	28.400
b2	0.059	0.069	1.500	1.750	L1	0.067	0.075	1.700	1.900
c	0.020	0.030	0.500	0.750	L2	0.075	0.083	1.900	2.100

- Notes: 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: 42 Alloy ; solder plating
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.