

# High Current PROFET™

## BTS50040-2SFA

Smart High-Side Power Switch Dual Channel,  $2x 4m\Omega$ 

## Datasheet

High Current PROFET<sup>™</sup> V2.0, 2016-02-02

# Automotive





| 1  | Overview  | 1  |
|--|---|--|
| <b>2</b><br>2.1<br>2.2   | Block Diagram and Terms  Block Diagram  Terms   | 3  |
| <b>3</b><br>3.1<br>3.2   | Pin Configuration Pin Assignment BTS50040-2SFA Pin Definitions and Functions  | 4  |
| 4.1<br>4.2<br>4.3<br>4.4   | General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance Package  | 5<br>7<br>7                                  |
| 5.1.5.1.5.1.2<br>5.1.2<br>5.1.3<br>5.1.4<br>5.2<br>5.3<br>5.3.1    | Functional Description  Power Stages Output On-State Resistance Output Timing Output Inductive Clamp Inverse Operation Capability Input Circuit  Protection Functions Infineon® INTELLIGENT LATCH - fault acknowledge and latch reset                               | . 10<br>. 10<br>. 11<br>. 13<br>. 13<br>. 14 |
| 5.3.2<br>5.3.3<br>5.3.4<br>5.3.5<br>5.3.6<br>5.4<br>5.4.1<br>5.4.2 | Short Circuit and Overtemperature Protection Reverse Polarity Protection - ReverSave <sup>TM</sup> Undervoltage shutdown and restart Loss of Ground Protection Loss of Load Protection, Loss of VS Protection Diagnostic Functions Sense Enable Diagnosis during ON | . 16<br>. 16<br>. 17<br>. 17<br>. 18         |
| <b>6</b><br>6.1  | Electrical characteristics Electrical Characteristics Table   |  |
| <b>7</b><br>7.1<br>7.2   | Application schematic  Hints for PCB layout  Further Application Information  | . 24   |
| 8  | Package Outlines  | . 25   |
| 9  | Revision History  | . 26   |



# Smart High-Side Power Switch Dual Channel, $2x 4m\Omega$

#### BTS50040-2SFA







#### 1 Overview

#### **Features**

- 3.3 and 5V compatible, ground referenced CMOS compatible inputs for each channel
- Optimized electromagnetic compatibility (EMC)
- · Very low standby current
- Slew rate configurable via external circuitry or signal
- · Secure load turn-off while device ground disconnected
- ReverSave<sup>TM</sup> Reverse battery protection without external components
- Inverse load current capability
- Infineon<sup>®</sup> INTELLIGENT LATCH
- Green Product (RoHS compliant) and halogen free package
- · AEC qualified



PG-DSO-36-44

| Extended Supply Voltage Range for Operation                             | $V_{S(ext)}$           | 6 28V                |
|---|------------------------|----------------------|
| Logic Supply Voltage  | $V_{DD}$               | 4.5 5.5 V            |
| Minimum power stage over-voltage protection                             | $V_{\mathrm{DS(CL))}}$ | 40 V                 |
| Typical on-state resistance at $T_j$ = 25°C (channel 0, 1)              | $R_{DS(ON)}$           | 4.0 mΩ               |
| Maximum on-state resistance at $T_j$ = 150°C (channel 0, 1)             | $R_{DS(ON)}$           | $8.2~\text{m}\Omega$ |
| Typical nominal load current per channel, both channel active           | $I_{L(nom)}$           | 11 A                 |
| Minimum short circuit shutdown threshold at $T_j$ = -40°C               | $I_{L(SC)}$            | 130 A                |
| Maximum stand-by current for whole device with load for $T_j \le 85$ °C | $I_{S(OFF)}$           | 12 μΑ                |

#### Description

The BTS50040-2SFA is a dual channel high-side power switch in PG-DSO-36-44 package providing embedded protective functions including ReverSave<sup>TM</sup> and Infineon<sup>®</sup> INTELLIGENT LATCH. It is most suitable for loads with high inrush current, such as glow plugs, PTC heaters, or lamps.

The power transistors are built by a dual N-channel vertical power MOSFET with charge pump. The design is based on Smart power chip by chip technology.

The BTS50040-2SFA has ground referenced CMOS compatible inputs.

ReverSave<sup>TM</sup> is a protection feature that causes the power transistor to switch on in case of reverse polarity. As a result, the power dissipation is reduced.

Infineon® INTELLIGENT LATCH ensures a latched switch-off and reporting in case of fault condition.

| Туре          | Package      | Marking   |
|---------------|--------------|-----------|
| BTS50040-2SFA | PG-DSO-36-44 | S50040-2A |



Overview

#### **Power Stage**

Four different slew rates selectable via pin SRS0 and SRS1

#### **Protective Functions**

- Short circuit protection with latch
- · Thermal shutdown with latch
- Infineon<sup>®</sup> INTELLIGENT LATCH reset able latch resulting from protective switch-off
- ReverSave<sup>TM</sup> Reverse battery protection by self turn on of power MOSFET
- · Inverse load current capability Inverse operation function
- Stable behavior at under voltage on  $V_{\rm S}$  or  $V_{\rm dd}$
- · Over voltage protection (including load dump)
- Loss of ground protection
- Loss of Vs protection (with external diode for charged inductive loads)
- Electrostatic discharge protection (ESD)

#### **Diagnostic Functions**

- Multiplexed proportional load current sense signal (IS)
- Seperate enable function for current sense signal of each channel via pin SEN0 and SEN1
- Provides analog sense signal of load current in normal operation mode
- Provides low signal in case of over temperature and short circuit to ground
- · Open load detection in ON-state by load current sense

#### **Applications**

- µC compatible high-side power switch with diagnostic feedback for 12 V system grounded loads in automotive applications
- All types of resistive, inductive and capacitive loads
- Most suitable for loads with high inrush currents, such as glow plugs, PTC heaters, or lamps
- · Replaces electromechanical relays, fuses and discrete circuits



**Block Diagram and Terms** 

## 2 Block Diagram and Terms

## 2.1 Block Diagram




Figure 1 Block Diagram

### 2.2 Terms




Figure 2 Terms



**Pin Configuration** 

## 3 Pin Configuration

## 3.1 Pin Assignment BTS50040-2SFA




Figure 3 Pin Configuration

#### 3.2 Pin Definitions and Functions

| Pin                | Symbol | I/O | Function  |  |  |  |
|--------------------|--------|-----|---|--|--|--|
| 1, 7, 30           | GND    | _   | <b>Ground</b> ; Ground connection for control chip <sup>1)</sup>              |  |  |  |
| 2                  | GNDR   | _   | Ground reference; Needs to be connected to GND.                               |  |  |  |
| 3                  | IN0    | ı   | nput 0; activates channel 0. Has an internal pull down resistor.              |  |  |  |
| 4                  | IN1    | ı   | put 1; activates channel 1. Has an internal pull down resistor.               |  |  |  |
| 5                  | IS     | 0   | ense Output; analog sense current signal proportional to $I_{L0}$ or $I_{L1}$ |  |  |  |
| 6, 36              | NC     | _   | lot connected; For handling of NC pins, please see Chapter 7.1.               |  |  |  |
| 810, 1621, 2729    | Vs     | _   | <b>Supply voltage</b> ; Positive power supply for power outputs <sup>1)</sup> |  |  |  |
| 11, 12, 13, 14, 15 | OUT1   | 0   | Output of channel 1; power output 1 <sup>1)</sup>                             |  |  |  |
| 22, 23, 24, 25, 26 | OUT0   | 0   | Output of channel 0; power output 0 <sup>1)</sup>                             |  |  |  |
| 31                 | Vdd    | _   | Logic supply (5V)   |  |  |  |
| 32                 | SRS1   | I   | Slew rate selector pin 1. See section "Timings" on Page 23 for seetings.      |  |  |  |
| 33                 | SRS0   | I   | Slew rate selector pin 0. See section "Timings" on Page 23 for seetings.      |  |  |  |
| 34                 | SEN0   | I   | Sense Enable for channel 0. See Table 1 Truth Table for Power Stages.         |  |  |  |
| 35                 | SEN1   | I   | Sense Enable for channel 1. See Table 1 Truth Table for Power Stages.         |  |  |  |

<sup>1)</sup> All GND pins have to be connected externally. All Vs pins have to be connected externally. All OUT pins of a channel have to be connected externally.



## 4 General Product Characteristics

## 4.1 Absolute Maximum Ratings

Operation outside the parameters listed here may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability

## **Absolute Maximum Ratings** 1)

Tj = -40 °C to +150 °C (unless otherwise specified)

| Pos.    | Parameter   | Symbol                 | Limit \     | Values      | Unit | Conditions  |
|---------|---|------------------------|-------------|-------------|------|---|
|         |   |                        | Min. Max.   |             |      |   |
| Supply  | Voltage   | 1                      | ı           |             | •    |   |
| 4.1.1   | Supply voltage  | $V_{S}$                | 0           | 28          | V    | _   |
| 4.1.2   | Logic supply voltage  | $V_{dd}$               | -0.3        | 5.5         | V    | _   |
| 4.1.3   | Reverse polarity voltage  | -V <sub>S(rev)</sub>   | 0           | 16          | V    | $^{2)}T_{j(0)} = 25 ^{\circ}\text{C}$<br>$t \le 2 \text{min}$   |
| 4.1.4   | Supply voltage for short circuit protection (single pulse)          | $V_{\mathrm{bat(SC)}}$ | 0           | 24          | V    | $R_{\rm SUPPLY}$ = 10 m $\Omega$ $L_{\rm SUPPLY}$ = 5 $\mu$ H $[R_{\rm CABLE}; L_{\rm CABLE}]$ = [20 m $\Omega$ ; 0 $\mu$ H] or [50 m $\Omega$ ; 5 $\mu$ H] |
| 4.1.5   | Supply Voltage for Load Dump protection                             | $V_{\mathrm{S(LD)}}$   | _           | 40          | V    | $R_{\rm l} = 2 \Omega^{4},$<br>$t_{\rm d} = 400 \text{ ms}$   |
| 4.1.6   | Current through ground pin  | $I_{GND}$              | -34         | 25          | mA   | <i>t</i> ≤ 2 min  |
| 4.1.7   | Current through Vdd pin   | $I_{\sf dd}$           | -34         | 5           | mA   | <i>t</i> ≤ 2 min  |
| Input P | Pins  |                        |             | ı           |      |   |
| 4.1.8   | Voltage at digital input pins<br>IN0, IN1, SRS0, SRS1, SEN0, SEN1   | $V_{DIO}$              | -0.3        | 5.5         | V    | _   |
| 4.1.9   | Current through digital input pins IN0, IN1, SRS0, SRS1, SEN0, SEN1 | $I_{DIO}$              | -0.75<br>-2 | 0.75<br>2   | mA   | <i>t</i> ≤ 2 min  |
| Output  | Pins  |                        |             |             |      |   |
| 4.1.10  | Voltage at sense pin  | $V_{IS}$               | -0.3        | 5.5         | V    | _   |
| 4.1.11  | Current through sense pin IS  | $I_{IS}$               | _           | 20          | mA   | _   |
| Power   | Stages  |                        |             | ı           |      |   |
| 4.1.12  | Load current 5)   | $ I_{L} $              | _           | $I_{L(SC)}$ | Α    | _   |
| 4.1.13  | Inductive load switch-off energy (single pulse)                     | E <sub>AS</sub>        | _           | 411         | mJ   | $V_{\rm S}$ = 13.5 V <sup>6)</sup><br>$I_{\rm L(0)}$ = 20 A,<br>$T_{\rm j(0)}$ ≤ 150 °C   |
| 4.1.14  | Inductive load switch-off energy (repetitive pulses)                | $E_{AR}$               | _           | 64          | mJ   | $V_{\rm S} = 13.5 {\rm V}^{7)}$<br>$I_{\rm L(0)} = 20 {\rm A}$<br>$T_{\rm j(0)} \le 105 {\rm °C}$   |
| Tempe   | ratures   |                        |             |             | ,    |   |
| 4.1.15  | Junction temperature  | $T_{\rm j}$            | -40         | 150         | °C   | _   |
| 4.1.16  | Dynamic temperature increase while switching                        | $\Delta T_{\rm j}$     | _           | 60          | K    | -   |
| 4.1.17  | Storage temperature   | $T_{stg}$              | -55         | 150         | °C   | _   |



#### Absolute Maximum Ratings (cont'd)1)

Tj = -40 °C to +150 °C (unless otherwise specified)

| Pos.   | Parameter                       | Symbol     | Limit \ | /alues | Unit | Conditions        |
|--------|---------------------------------|------------|---------|--------|------|-------------------|
|        |                                 |            | Min.    | Max.   |      |                   |
| ESD St | usceptibility                   |            |         | I      |      |                   |
| 4.1.18 | ESD susceptibility HBM          | $V_{ESD1}$ |         |        | kV   | <sup>7)</sup> HBM |
|        | all pins                        |            | -2      | 2      |      |                   |
|        | Vs pins versus OUT              |            | -4      | 4      |      |                   |
| 4.1.19 | ESD susceptibility CDM          | $V_{ESD2}$ |         |        | V    | 8)CDM             |
|        | all pins                        |            | -500    | 500    |      |                   |
|        | Pin 1, 18, 19, 36 (corner pins) |            | -750    | 750    |      |                   |

- 1) Not subject to production test, specified by design.
- 2) At negative battery voltages ( $V_{\rm S}$  < 0V) logic pins can reach negative potentials ( $V_{\rm S} \le V_{\rm pin} \le {\rm GND}$ ). In this case, too high currents through affected pins have to be avoided by means of series resistors.
- 3) Setup in accordance with AEC Q100-012 and AEC Q101-006
- 4)  $V_{\rm S(LD)}$  is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839.  $R_{\rm I}$  is the internal resistance of the Load Dump pulse generator
- 5) Short circuit shutdown is a protection feature. Protection features are not designed for continuous repetitive operation.
- 6) See also **Chapter 5.1.3**. Resuls for  $E_{AR}$  from simulation of temperature swing.
- 7) ESD resistivity, HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 k $\Omega$ , 100 pF).
- 8) ESD susceptibility, Charged Device Model "CDM" according JEDEC JESD22-C101




Figure 4 Maximum energy dissipation<sup>1)</sup>

Note: Clamping overrides all protection functionalities. In order to avoid device destruction resulting from inductive switch-off or over voltage the device has to be operated within the maximum ratings.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>1)</sup> Not subject to production test, specified by design. Resuls for  $E_{AR}$  from simulation of temperature swing.



Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

## 4.2 Functional Range

| Pos.  | Parameter  | Symbol                | Limit ' | Values | Unit | Conditions  |
|-------|--|-----------------------|---------|--------|------|---|
|       |  |                       | Min.    | Max.   |      |   |
| Suppl | y Voltage  | 1                     | 1       | 1      | •    |   |
| 4.2.1 | Nominal Supply Voltage Range for Operation               | $V_{S(NOM)}$          | 9       | 16     | V    | _   |
| 4.2.2 | Extended Supply Voltage Range for Operation              | $V_{\rm S(EXT)}^{1)}$ | 6       | 28     | V    | $V_{\rm dd} = V_{\rm dd(NOM)}$  |
| 4.2.3 | Logic Supply Voltage Range for Operation                 | $V_{\rm dd(NOM)}$     | 4.5     | 5.5    | V    | -   |
| 4.2.4 | Load current range for sense functionality <sup>1)</sup> | $I_{L(IS)}$           | 2       | 40     | A    | $\begin{split} I_{\rm IS} - I_{\rm IS(LH)} &> 30~\mu \rm A \\ I_{\rm IS} &< I_{\rm IS(lim)} \\ V_{\rm IS} &< V_{\rm IS(lim)} \\ V_{\rm S} &= V_{\rm S(NOM)} \\ V_{\rm INx} &= V_{\rm SENx} = 5~\rm V \end{split}$ |
| 4.2.5 | Junction temperature                                     | $T_{\rm j}$           | -40     | 150    | °C   | _   |

<sup>1)</sup> Not subject to production test, specified by design

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

#### 4.3 Thermal Resistance

| Pos.  | Parameter                   | Symbol                | L    | imit Valu | ıes  | Unit | Conditions              |
|-------|-----------------------------|-----------------------|------|-----------|------|------|-------------------------|
|       |                             |                       | Min. | Тур.      | Max. |      |                         |
| 4.3.1 | Junction to Soldering point | $R_{\rm thjsp}^{-1)}$ |      |           |      | K/W  | junction to Vs pins     |
|       | one channel active          |                       | _    | _         | 16   |      | (8, 9, 10, 16, 17, 18,  |
|       | all channels active         |                       | _    | _         | 15   |      | 19,20,21,27,28, 29)     |
| 4.3.2 | Junction to Ambient         | $R_{\rm thJA}^{-1)}$  |      |           |      | K/W  | 2)                      |
|       | one channel active          |                       | _    | 27        | _    |      | $T_{\rm a}$ = 105 °C    |
|       | all channels active         |                       | _    | 26        | _    |      | $P_{\rm loss}$ = 1W per |
|       |                             |                       |      |           |      |      | channel                 |
|       |                             |                       |      |           |      |      | cooling area I          |

<sup>1)</sup> Not subject to production test, specified by design

**Figure 5** is showing the typical thermal impedance of BTS50040-2SFA mounted according to Jedec JESD51-2,-5,-7 at natural convection on FR4 1s and 2s2p board. The product (chip + package) was simulated on a 76,4 x 114,3 x 1,5 mm board with 2 inner copper layers (2x 70μm Cu, 2 x 35μm Cu). Where applicable, a thermal via

<sup>2)</sup> In extended supply voltage range, the device is functional but electrical parameters are not specified.

<sup>2)</sup> Specified  $R_{\text{thJA}}$  values is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip+package) was simulated on a 76.4 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70  $\mu$ m Cu, 2 x 35  $\mu$ m Cu). Where applicable, a thermal via array under the package contacted the first inner copper layer.



array under the exposed pad contacted the first inner copper layer. The PCB layer structure is shown in **Figure 6**. The PCB top view is shown in **Figure 7**.




Figure 5 Typical transient thermal impedance Zth(JA) = f(tP) for different cooling areas






Figure 6 Cross section and front view of 1s and 2s2p PCB used for ZthJA simulation



## PCB with 600mm<sup>2</sup> cooling area



## PCB with cooling area I



detail on cooling area I




Figure 7 Top view of PCB with different cooling areas used for ZthJA simulation

## 4.4 Package

| Pos.  | Parameter   | Value | Test Conditions |
|-------|---|-------|-----------------|
| 4.4.1 | Jedec humidity category acc. J-STD-020-D          | MSL3  | -               |
| 4.4.2 | Jedec classification temperature acc. J-STD-020-D | 260°C | -               |



## 5 Functional Description

#### 5.1 Power Stages

The BTS50040-2SFA is a high side switch with two independent outputs OUT0 and OUT1, made out of a dual N-channel power MOSFET with charge pump. For each channel, the BTS50040-2SFA provides sophisticated protection and diagnostic features.

Table 1 Truth Table for Power Stages

| Operation Mode   | Input (INx) | Output Level    | Diagnostic Outp                         | out (IS) |
|--|-------------|-----------------|---|----------|
|  | Level       | (OUTx)          | SENx = H                                | SENx = L |
| Normal Operation (ON)  | Н           | ~V <sub>S</sub> | $I_{\rm IS} = I_{\rm L} / k_{\rm ILIS}$ | Z        |
| Inverse Operation (-I <sub>L</sub> )   |             | >V <sub>S</sub> | Z                                       |          |
| Short Circuit to $V_{\rm S}$   |             | $V_{S}$         | < I <sub>L</sub> / k <sub>ILIS</sub>    |          |
| Open Load  |             | $\sim V_{S}$    | Z                                       |          |
| Protective switch-off resulting from Short Circuit to GND or Over Temperature 1) | Х           | Z               | Z                                       | Z        |
| Undervoltage switch-off <sup>2)</sup>  |             |                 |   |          |
| Normal Operation (OFF)   | L           | Z               | Z                                       | Z        |
| Inverse Operation (-I <sub>L</sub> )   |             | >V <sub>S</sub> | Z                                       |          |
| Short Circuit to $V_{\rm S}$   |             | Z               | Z                                       |          |
| Open Load  |             |                 |   |          |

L = Low Level, H = High Level, X = don't care, Z = high impedance, only leakage provided, potential depends on external circuit

### 5.1.1 Output On-State Resistance

The on-state resistance  $R_{\rm DS(ON)}$  of each channel depends on the supply voltage  $V_{\rm S}$  and the junction temperature  $T_{\rm j}$ . Figure 8 shows these dependencies for the typical on-state resistance. The on-state resistance in reverse polarity mode is described in **Chapter 5.3.3**.

<sup>1)</sup> Output state and fault reporting remains latched until reset signal (SEN0=SEN1=High).

<sup>2)</sup> After undervoltage shutdown, undervoltage restart is delayed ( $t_{\text{delay(UV)}}$ ) if  $V_{\text{dd}} = V_{\text{dd(NOM)}}$ ,  $V_{\text{IN}} = \text{HIGH}$ .






Figure 8 Typical On-State Resistance

### 5.1.2 Output Timing

The power stage is designed for high side configuration (Figure 10).

The BTS50040-2SFA offers 4 pre-defined switching behavior for the power stage. Defined slew rates as well as edge shaping support PWM'ing of the load while achieving lowest EMC emission at minimum switching losses. The different switching speeds can be selected by using slew rate selector pins SRS0 and SRS1. Please look at chapter **Chapter 6.1 Electrical Characteristics Table** parameter **(dV/ dt)**<sub>ON</sub> and **-(dV/ dt)**<sub>OFF</sub> on page **24** on setting up SRS0 and SRS1.




Figure 9 Switching a Load (resistive)

### 5.1.3 Output Inductive Clamp

When switching off inductive loads, the output voltage  $V_{\text{OUT}}$  drops below ground potential due to the inductive properties of the load (  $-\text{d}i_{\text{L}}/\text{dt} = -v_{\text{L}}/\text{L}$ ;  $-V_{\text{OUT}} \cong -V_{\text{L}}$ ).

To prevent destruction of the device, there is a voltage clamp mechanism implemented that keeps the voltage drop across the device at a certain level. At nominal battery voltage the output is clamped to  $V_{\text{OUT(CL)}}$ . At over voltages



the output is clamped to  $V_{\rm DS(CL)}$ . See **Figure 10** and **Figure 11** for details. The maximum allowed load inductance is limited.




Figure 10 Output Clamp




Figure 11 Switching an Inductance

#### **Maximum Load Inductance**

While de-energizing inductive loads, energy has to be dissipated in the BTS50040-2SFA. This energy can be calculated by the following equation:

$$E_{\rm A} = (V_{\rm S} + \left|V_{\rm OUT(CL)}\right|) \cdot \left\lceil \frac{-\left|V_{\rm OUT(CL)}\right|}{R_{\rm L}} \cdot \ln \left(1 + \frac{R_{\rm L} \cdot I_{\rm L}}{\left|V_{\rm OUT(CL)}\right|}\right) + I_{\rm L} \right\rceil \cdot \frac{L}{R_{\rm L}}$$

In the event of de-energizing very low ohmic inductances ( $R_L \approx 0$ ) the following, simplified equation can be used:

$$E_{\rm A} = \frac{1}{2} L I_{\rm L}^2 \cdot \frac{|V_{\rm DS(CL)}|}{|V_{\rm DS(CL)}| - V_{\rm S}}$$

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 4** for the maximum allowed energy dissipation.



## 5.1.4 Inverse Operation Capability

The BTS50040-2SFA can be operated in inverse load current condition ( $V_{\rm OUT} > V_{\rm S}$ ). Inverse load current is a negative load current, e.g. caused by a load operating as a generator. The device does not block the current flow during inverse mode.

In ON condition, a voltage drop across the activated channel of  $-V_{\text{ON(INV)}} = -I_{\text{L}} \times R_{\text{DS(ON)}}$  can be observed. As long as the inverse current does not exceed |-IL| < |-IL(inv)|, the logic will operate normally.

In OFF condition, a voltage drop across the inactive channel of  $-V_{\text{OFF(INV)}} = f(-I_{\text{L}})$  can be observed. Also the accuracy of the sense function of the non-inverted channel may not be within specified range under this condition.




Figure 12 Inverse current capability

Note: Activation of any protection mechanism will not block the current flow. Over temperature detection and current sense is not functional during inverse mode.

### 5.2 Input Circuit

**Figure 13** shows the input circuit of the BTS50040-2SFA. The circuitry is equivalent for all input pins of the device (IN0, IN1, SEN0, SEN1, SRS0, SRS1). The input resistor to ground ensures that the input signal is low in case of open input pin. The z-diode protects the input circuit against ESD pulses. The function which is linked to each pin can be found in **Chapter 3.2 "Pin Definitions and Functions"**.




Figure 13 Input Circuit



#### 5.3 Protection Functions

The BTS50040-2SFA provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are neither designed for continuous nor repetitive operation.

## 5.3.1 Infineon® INTELLIGENT LATCH - fault acknowledge and latch reset

The BTS50040-2SFA provides Infineon<sup>®</sup> INTELLIGENT LATCH to avoid permanent resetting of a protective, latched switch off in PWM applications, in case of overtemperature or short circuit. To reset a latched protective switch off the fault has to be acknowledged by a HIGH signal at both sense enable pins SEN0 and SEN1 (RESET = (SEN0&SEN1=HIGH)), or by an undervoltage reset of the internal logic supply.

Please refer to Figure 14 and Figure 15 for details. To avoid interference of reset signal and protective switch-off, either INO and IN1 must be low during reset signal, or reset signal must be shorter than  $50\mu$ s ((SEN0&SEN1=HIGH) only for t<  $50\mu$ s).




Figure 14 Driver logic






Figure 15 Infineon<sup>®</sup> INTELLIGENT LATCH - fault acknowledge and latch reset

## 5.3.2 Short Circuit and Overtemperature Protection

The internal logic permanently monitors the load current  $I_{\rm L}$  and the junction temperature  $T_{\rm j}$ . In the event the short circuit shutdown threshold ( $I_{\rm L(SC)}$ ) or overtemperature shutdown threshold ( $T_{\rm jt}$ ) is exceeded, the device will switch off the affected channel immediately. Short circuit shutdown and overtemperature shutdown will be latched. Please refer to **Figure 16** for details. A RESET signal will override temperature shutdown hysteresis even if  $T_{\rm j} > T_{\rm it} - \Delta T_{\rm i}$ . See also **Chapter 5.3.3**.

In case of a short circuit between OUT and ground, an impedance between  $V_{\rm bat}$  and  $V_{\rm S}$  pin of the device may cause the device's supply voltage to drop below  $V_{\rm S(UV)ON}$  - $\Delta V_{\rm S(UV)}$  before short circuit shutdown threshold is reached. In that case, device turns off in undervoltage. If  $V_{\rm S}$  drops below 4.5V before device has switched off, channels will be deactivated by passive gate discharge, which may take several milliseconds. In this transient condition of passive gate discharge during  $V_{\rm S}$  < 4.5V, overtemperature shutdown is not functional. The BTS50040-2SFA restarts automatically from undervoltage when  $V_{\rm S}$  >  $V_{\rm S(UV)ON}$  and delay time  $t_{\rm delay(UV)}$  has passed and no fault signal was latched.




Figure 16 Shutdown by short circuit current and overtemperature detection



## 5.3.3 Reverse Polarity Protection - ReverSave<sup>™</sup>

The device can not block a current flow in reverse battery condition. In order to minimize power dissipation, the device offers ReverSave<sup>TM</sup> functionality. Under reverse polarity condition, the output stage will be switched on, provided a sufficient voltage  $-V_S$  is applied between pin Vs and pin GND. Please refer to **Figure 17** for details.




Figure 17 Reverse battery protection

Use the following formula for estimation of overall power dissipation  $P_{\mathsf{diss(rev)}}$  in reverse polarity mode.

$$P_{\text{diss(rev)}} \approx R_{\text{ON(rev)}} \cdot I_{\text{L}}^2$$

Note: No protection mechanism is active during reverse polarity. The control chip is not functional. Potentials of logic pins can become negative. Affected pins have to be protected by means of series resistors.

## 5.3.4 Undervoltage shutdown and restart

The BTS50040-2SFA is supplied by two supply voltages  $V_{\rm S}$  and  $V_{\rm dd}$ . With applied  $V_{\rm S}$  and  $V_{\rm dd}$  voltages the channels can be activated via the according input pins. The device is in normal operation mode.

The  $V_{\rm S}$  supply line is used by the driver circuitry and the power stage, providing supply for analog and logic circuitry, at normal conditions ( $V_{\rm S(NOM)}$ ).

If  $V_{\rm S}$  is below  $V_{\rm S(NOM)}$ , the internal logic supply is switched over to  $V_{\rm dd}$  line. There is a power-on reset function implemented for the internal logic supply. After start-up of the logic power supply (via  $V_{\rm S}$  or  $V_{\rm dd}$ .), all latches are reset.

If  $V_{\rm dd}$  is close to  $V_{\rm dd(RESET)}$ , the switch-over may activate logic supply reset of the INTELLIGENT LATCH function. See **Figure 1** and **Figure 14**. A capacitor between  $V_{\rm dd}$  and GND is recommended for filtering purpose as shown in **Figure 23**.

If  $V_{\rm S}$  drops below  $V_{\rm S(UV)ON}$  -  $\Delta V_{\rm S(UV)}$ , power outputs of BTS50040-2SFA will be deactivated. If an input pin INx is HIGH and  $V_{\rm dd} = V_{\rm dd(NOM)}$ , the power outputs will restart automatically when  $V_{\rm S}$  increases to  $V_{\rm S(UV)ON}$  and a delay time of  $t_{\rm delay(UV)}$  has passed. Please see **Figure 18** for details. In the time between undervoltage shutdown and undervoltage restart, IS signal is deactivated, with leakage current only.

Stand-by mode is entered as soon as  $V_{\rm S}$  voltage is available, but no  $V_{\rm dd}$  supply voltage is applied. If the  $V_{\rm dd}$  voltage is applied too, but no channel is switched on, the device is in idle mode.

If  $V_{\rm dd}$  is applied before  $V_{\rm S}$  is available, a reset via SEN0=SEN1=HIGH may be necessary for enabling the power stages.






Figure 18 Undervoltage shutdown and restart

#### 5.3.5 Loss of Ground Protection

In case of complete loss of the device ground connections, but load still being connected to ground, the BTS50040-2SFA securely changes to or remains in OFF state.

## 5.3.6 Loss of Load Protection, Loss of $V_s$ Protection

In case of loss of load with charged primary inductances the maximum supply voltage has to be limited. It is recommended to use a Z-diode, a varistor ( $V_{Za}$  < 42 V) or  $V_S$  clamping power switches with connected loads in parallel.

In case of loss of  $V_S$  connection with charged inductive loads, a current path with load current capability has to be provided, to demagnetize the charged inductances. It is recommended to use a diode, a Z-diode or a varistor ( $V_{ZD}$  < 16 V,  $V_{ZL}$ + $V_D$  < 16 V, ).

For higher clamp voltages currents through all pins have to be limited according to the maximum ratings. Please refer to **Figure 19** for details.






Figure 19 Loss of  $V_{\rm S}$ 

In case of complete loss of  $V_{\rm S}$  the BTS50040-2SFA remains in OFF state.

## 5.4 Diagnostic Functions

For diagnosis purposes, the BTS50040-2SFA provides an analog load current sense signal at the pin IS.

#### 5.4.1 Sense Enable

Providing a low signal at the SENx pin will disable the reporting of channel x. The pin IS will be set to tri-state mode when both SEN pins are low or high. A HIGH signal at SEN0 and SEN1 at the same time resets a preceding latched output condition. Please see **Figure 15**, **Figure 20** and **Table 1 Truth Table for Power Stages** for details. In order to achieve minimum standby current, SEN0 and SEN1 have to be low level.




Figure 20 Current sense



Table 2 Truth Table for Sense Enable

| SEN0 | SEN1 | IS                                       | Comment           |
|------|------|--|-------------------|
| Н    | Н    | $I_{IS(LL)}$                             | fault latch reset |
| L    | Н    | $I_{\rm IS}$ = $I_{\rm L1}/k_{\rm ILIS}$ | channel 1         |
| Н    | L    | $I_{\rm IS}$ = $I_{\rm L0}/k_{\rm ILIS}$ | channel 0         |
| L    | L    | $I_{IS(LL)}$                             | _                 |

L = Low Level, H = High Level

#### 5.4.2 Diagnosis during ON

During normal operation, an enabled IS pin provides a sense current, which is proportional to the load current as long as  $V_{\rm IS} < V_{\rm S}$  - 5 V and as long as  $I_{\rm IS} * R_{\rm IS} < V_{\rm IS(lim)}$ . The ratio of the output current is defined as  $k_{\rm ILIS} = I_{\rm L}/I_{\rm IS}$ . During switch-on sense current is provided after a sense settling time  $t_{\rm SIS(ON)}$ . During inverse operation and switch-off no current is provided.

The output sense current is limited to  $I_{\rm IS,lim}$ . Please refer to Figure 21 for details.




Figure 21 Timing of Diagnosis Signal in ON-state

The accuracy of the provided current sense ratio ( $k_{\rm ILIS}$  =  $I_{\rm L}$  /  $I_{\rm IS}$ ) depends on the load current. Please refer to Figure 22 for details. A typical resistor  $R_{\rm IS}$  of 1 k $\Omega$  is recommended (see also Chapter 5.3.5).






Figure 22 Current sense ratio  $k_{\rm ILIS}^{1)}$ 

<sup>1)</sup> The curves show the behavior based on characterization data. The marked points are described in this Datasheet in Chapter 6.1 (Position 6.1.26).



**Electrical characteristics** 

## 6 Electrical characteristics

## **6.1 Electrical Characteristics Table**

Note: Characteristics show the deviation of parameters at the given supply voltage and junction temperature.

Typical values show the typical parameters expected from manufacturing.

 $V_{\rm S}$  = 9 V to 16 V,  $V_{\rm dd}$  = 4.5 V to 5.5 V,  $T_{\rm j}$  = -40 °C to +150 °C (unless otherwise specified) typical values:  $V_{\rm S}$  = 13.5 V,  $T_{\rm j}$  = 25 °C,  $V_{\rm dd}$  = 5 V

| Pos.   | Parameter   | Symbol               | L    | ₋imit Valı | ies  | Unit | Conditions  |
|--------|---|----------------------|------|------------|------|------|---|
|        |   |                      | Min. | Тур.       | Max. |      |   |
| Output | characteristics   |                      |      |            |      |      |   |
| 6.1.1  | On-state resistance per channel   | $R_{DS(ON)}$         |      |            |      | mΩ   | $V_{IN}$ =5V, $I_{L}$ =+/-10A                           |
|        | $T_{\rm j}$ =25°C <sup>1)</sup>   | ,                    | _    | 4.0        | _    |      |   |
|        | <i>T</i> <sub>j</sub> =150°C  |                      | _    | 6.5        | 8.2  |      |   |
|        | $V_{\rm S}$ =6V, $T_{\rm i}$ =25°C <sup>1)</sup>  |                      | _    | 7.9        | _    |      |   |
|        | $V_{\rm S}$ =6V, $T_{\rm j}$ =150°C   |                      | _    | 10         | 16   |      |   |
| 6.1.2  | Nominal load current per channel <sup>1)2)</sup>  | $I_{L(nom)}$         | _    | 11         | _    | А    | $T_{\rm A}$ = 85 °C $T_{\rm j} \le$ 150 °C              |
| 6.1.3  | Output leakage current per channel  | $I_{\text{L(OFF)}}$  |      |            |      | μA   | $V_{\rm IN0} = V_{\rm IN1} = 0 \text{V}$                |
|        | $T_i = -40  ^{\circ}\text{C}, T_i = 25  ^{\circ}\text{C}^{1)}$                                    | (- /                 | _    | 2          | 5    |      | $V_{OUT}$ =0V   |
|        | $T_{\rm j}$ = -40 °C, $T_{\rm j}$ = 25 °C <sup>1)</sup><br>$T_{\rm j}$ $\leq$ 85 °C <sup>1)</sup> |                      | _    | 2          | 5    |      |   |
|        | $T_{\rm j}$ = 150 °C  |                      | _    | 7          | 45   |      |   |
| 6.1.4  | Output clamp during switch-off  | $-V_{OUT(CL)}$       |      |            |      | V    | $V_{\text{OUT}} \ge V_{\text{S}} - V_{\text{DS(CL)}}^3$ |
|        | $I_{\rm L}$ = 40 mA   | , ,                  | 16   | 18         | 20   |      |   |
|        | $I_{\rm L}$ = 10 A <sup>1)</sup>  |                      | 16   | 20         | 25   |      |   |
| 6.1.5  | Output clamp during over voltage  | $V_{DS(CL)}$         |      |            |      | V    | $V_{\rm DS} \leq V_{\rm S} - V_{\rm OUT(CL)}^3$         |
|        | $I_{\rm L}$ = 40 mA   | ( )                  | 42   | 50         | _    |      |   |
|        | $I_{L} = 20 \text{ A}^{-1}$   |                      | 42   | 51         | _    |      |   |
| 6.1.6  | Inverse operation output voltage  | $-V_{OFF(inv)}$      |      |            |      | mV   | $V_{IN}$ =0 $V$   |
|        | drop  | ,                    |      |            |      |      | $I_{\rm L}$ = -10 A                                     |
|        | $T_{i}=25^{\circ}C^{1)}$  |                      | _    | 800        | 1000 |      |   |
|        | $T_{\rm j}$ =25°C <sup>1)</sup><br>$T_{\rm j}$ =150°C   |                      | _    | 650        | 850  |      |   |
| 6.1.7  | Inverse current capability <sup>1)</sup>  | -I <sub>L(inv)</sub> | 25   | _          | _    | Α    | _   |
| Timing | s   |                      | 1    |            |      | -1   |   |
| 3.1.8  | Turn-on time to $90\%V_{\rm S}$   | $t_{\sf ON}$         |      |            |      | μs   | V <sub>S</sub> = 13.5 V                                 |
|        | SRS1 = 1, SRS0 = 1  |                      | _    | 95         | 190  |      | $R_1 = 2.7 \Omega$                                      |
|        | SRS1 = 1, SRS0 = 0  |                      | _    | 120        | 240  |      | _   |
|        | SRS1 = 0, SRS0 = 1  |                      | _    | 170        | 340  |      |   |
|        | SRS1 = 0, SRS0 = 0  |                      | _    | 320        | 640  |      |   |
| 3.1.9  | Turn-off time to $10\%V_{\rm S}$  | $t_{OFF}$            |      |            |      | μs   | V <sub>S</sub> = 13.5 V                                 |
|        | SRS1 = 1, SRS0 = 1  |                      | _    | 55         | 110  | [    | $R_{\rm L}$ = 2.7 $\Omega$                              |
|        | SRS1 = 1, SRS0 = 0  |                      | _    | 70         | 140  |      | _   |
|        | SRS1 = 0, SRS0 = 1  |                      | _    | 100        | 200  |      |   |
|        | SRS1 = 0, SRS0 = 0  |                      | _    | 170        | 340  |      |   |



#### **Electrical characteristics**

 $V_{\rm S}$  = 9 V to 16 V,  $V_{\rm dd}$  = 4.5 V to 5.5 V,  $T_{\rm j}$  = -40 °C to +150 °C (unless otherwise specified) typical values:  $V_{\rm S}$  = 13.5 V,  $T_{\rm j}$  = 25 °C,  $V_{\rm dd}$  = 5 V

| Pos.   | Parameter  | Symbol                            | Limit Values |      |      | Unit | Conditions                               |
|--------|--|-----------------------------------|--------------|------|------|------|--|
|        |  |                                   | Min.         | Тур. | Max. |      |  |
| 6.1.10 | Slew rate On 30⊅50% V <sub>OUT</sub>   | (dV/                              |              |      |      | V/µs | V <sub>S</sub> = 13.5 V                  |
|        | SRS1 = 1, SRS0 = 1   | $dt)_{ON}$                        | _            | 0.40 | 0.80 |      | $R_{\rm L}$ = 2.7 $\Omega$               |
|        | SRS1 = 1, SRS0 = 0   |                                   | _            | 0.24 | 0.48 |      |  |
|        | SRS1 = 0, SRS0 = 1   |                                   | _            | 0.14 | 0.28 |      |  |
|        | SRS1 = 0, SRS0 = 0   |                                   | _            | 0.07 | 0.16 |      |  |
| 6.1.11 | Slew rate Off 50 ≥ 30% V <sub>OUT</sub>  | -(d <i>V</i> /                    |              |      |      | V/µs | V <sub>S</sub> = 13.5 V                  |
|        | SRS1 = 1, SRS0 = 1   | $dt)_{OFF}$                       | _            | 0.42 | 0.84 |      | $R_{\rm L}$ = 2.7 $\Omega$               |
|        | SRS1 = 1, SRS0 = 0   |                                   | _            | 0.31 | 0.62 |      |  |
|        | SRS1 = 0, SRS0 = 1   |                                   | _            | 0.20 | 0.42 |      |  |
|        | SRS1 = 0, SRS0 = 0   |                                   | _            | 0.09 | 0.21 |      |  |
| Powers | supply   | T.                                |              |      |      |      |  |
| 6.1.12 | Stand-by current   | $I_{\mathrm{S(OFF)}}$             |              |      |      | μΑ   | 4)                                       |
|        | $T_{\rm j}$ = -40 °C, $T_{\rm j}$ = 25 °C <sup>1)</sup>  |                                   | _            | 5    | 12   |      | $V_{\rm IN0} = V_{\rm IN1} = 0 \text{V}$ |
|        | $T_{\rm j}$ = -40 °C, $T_{\rm j}$ = 25 °C <sup>1)</sup><br>$T_{\rm j}$ ≤ 85 °C <sup>1)</sup><br>$T_{\rm j}$ = 150 °C |                                   | _            | 5    | 12   |      | $V_{\text{SEN0}} = V_{\text{SEN1}} = 0V$ |
|        | $T_{\rm j}$ = 150 °C   |                                   | _            | 35   | 115  |      | $V_{\rm dd} = 0 V$                       |
|        |  |                                   |              |      |      |      | no fault condition                       |
| 6.1.13 | Idle current for whole device with   | $I_{S(idle)}$                     | _            | 800  | _    | μA   | 4)                                       |
|        | loads, both channel OFF  |                                   |              |      |      |      | $V_{\rm INO} = V_{\rm IN1} = 0 \text{V}$ |
|        |  |                                   |              |      |      |      | $V_{\text{SEN0}} = V_{\text{SEN1}} = 0V$ |
|        |  |                                   |              |      |      |      | $V_{\rm dd} = 5V$                        |
|        |  |                                   |              |      |      |      | no fault condition                       |
| 6.1.14 | Logic supply reset threshold <sup>1)</sup>   | $V_{\mathrm{dd}(\mathrm{RESET})}$ | _            | _    | 4.5  | V    | $V_{\rm S} = 0 \text{V}$                 |
| 6.1.15 | Logic supply current   | $I_{dd}$                          |              |      |      | μA   | $V_{\rm IN0} = V_{\rm IN1} = 5 \text{V}$ |
|        | $V_{\rm S}$ = 9 V to 16 V  |                                   | _            | 50   | 150  |      | $V_{\text{SEN0}} = V_{\text{SEN1}} = 5V$ |
|        | $V_{\rm S}$ = 6V   |                                   | _            | 275  | 800  |      | $V_{\rm dd}$ = 5V                        |
| 6.1.16 | Operating current for whole device   | $I_{GND}$                         | _            | 10   | 20   | mA   | $V_{\text{IN0}} = V_{\text{IN1}} = 5V$   |
|        | active   |                                   |              |      |      |      | $V_{\text{SEN0}} = V_{\text{SEN1}} = 5V$ |
|        |  |                                   |              |      |      |      | $V_{\rm dd}$ = 5V, $I_{\rm L}$ = 0A      |
|        | naracteristics   | <b>I</b>                          | <b>1</b>     | 1    | 1    | 1    |  |
| 6.1.17 | L-input level  | $V_{IN(L)}$                       | -0.3         | _    | 1.0  | V    | _  |
| 6.1.18 | H-input level  | $V_{IN(H)}$                       | 2.0          | _    | 5.5  | V    | _  |
| 6.1.19 | input hysteresis   | $V_{IN(hys)}$                     | _            | 175  | _    | mV   | 1)                                       |
| 6.1.20 | input pull down resistor   | $R_{IN}$                          | 50           | 100  | 200  | kΩ   | -  |
|        | pad Protection   | ı                                 | ı            |      | 1    |      |  |
| 6.1.21 | Short circuit shutdown threshold   | $I_{L(SC)}$                       |              |      |      | Α    | _  |
|        | $T_{\rm j}$ = -40°C  |                                   | 130          | 180  | 230  |      |  |
|        | $T_{\rm j} = 150^{\circ}{\rm C}$   |                                   | 90           |      | 155  |      |  |
| 6.1.22 | Thermal shutdown temperature   | $T_{jt}$                          | 150          | 170  | _    | °C   | _  |
|        |  | _                                 |              | 1)   |      |      |  |



#### **Electrical characteristics**

 $V_{\rm S}$  = 9 V to 16 V,  $V_{\rm dd}$  = 4.5 V to 5.5 V,  $T_{\rm j}$  = -40 °C to +150 °C (unless otherwise specified) typical values:  $V_{\rm S}$  = 13.5 V,  $T_{\rm j}$  = 25 °C,  $V_{\rm dd}$  = 5 V

| Pos.    | Parameter  | Symbol                 | Limit Values                     |          |                        | Unit   | Conditions  |  |
|---------|--|------------------------|----------------------------------|----------|------------------------|--|---|--|
|         |  |                        | Min.                             | Тур.     | Max.                   |  |   |  |
| Reverse | e Battery  | 1                      |                                  | 1        | 1                      |  | ,   |  |
| 6.1.23  | On-State resistance in case of reverse polarity  | $R_{ m ON(rev)}$       |                                  |          |                        | mΩ   | $I_{\rm L}$ = -10A<br>$T_{\rm i}$ = 150°C   |  |
|         | $V_{\rm S}$ =-8V <sup>1)</sup>   |                        | _                                | 10       | _                      |  | ,   |  |
|         | $V_{\rm S}$ =-12V  |                        | _                                | 7.9      | _                      |  |   |  |
|         | sis signal   | T                      |                                  |          |                        |  |   |  |
| 6.1.24  | Current sense ratio, static on-<br>condition $I_{\rm Lx}$ =20A                               | $k_{ILIS}$             | 10400                            | 12500    | 14500                  | _  | $\begin{split} &V_{\rm IS} < V_{\rm IS(lim)}, \\ &V_{\rm IS} < V_{\rm S} - 5 \text{ V} \\ &V_{\rm INx} = \text{High} \end{split}$ |  |
|         | $I_{Lx} = 10A$   |                        | 9800                             |          | 15500                  |  | $V_{\text{SENx}}$ = High  |  |
|         | $I_{\rm Lx}$ =5A   |                        | 8800                             |          | 18000                  |  | $V_{SENy} = Low$  |  |
|         | $I_{Lx}$ =2A   |                        | 6600                             |          | 33000                  |  | $I_{Ly} \ge 0A$   |  |
|         | $V_{\text{INx}}$ = 0 (e.g. during de energizing of inductive loads)                          |                        | disabled                         |          |                        |  |   |  |
| 6.1.25  | Current sense voltage limitation <sup>1)</sup>   | $V_{IS(lim)}$          | $0.92 \text{ x}$ $V_{\text{dd}}$ | $V_{dd}$ | 1.08 x V <sub>dd</sub> | V  | _   |  |
| 6.1.26  | Sense saturation current 1)  | $I_{IS(lim)}$          | 3.5                              | 6        | 10                     | mA   | $V_{\text{SENx}}$ = 5 V<br>$V_{\text{IS}}$ < $V_{\text{S}}$ - 5 V   |  |
| 6.1.27  | Current sense leakage current  | $I_{IS(LL)}$           | _                                | 0.1      | 1                      | μА   | $V_{INx} = V_{SENx} = 0V$   |  |
| 6.1.28  | Current sense offset current   | $I_{\rm IS(LH)}$       | _                                | 5        | 100                    | μΑ   | $V_{\mathrm{INx}}$ = $V_{\mathrm{SENx}}$ =5V $I_{\mathrm{Lx}} \leq 0 \mathrm{A}$  |  |
| 6.1.29  | Current sense settling time to 90% $I_{IS \text{ stat.}}$ after switch-on <sup>1)</sup>      | $t_{\rm sIS(ON)}$      | _                                | 350      | 1000                   | μS   |   |  |
| 6.1.30  | Current sense settling time to 10% $I_{\rm IS\_stat.}$ after switch-off <sup>1)</sup>        | $t_{\sf sIS(OFF)}$     | -                                | 50       | 100                    | μS   |   |  |
| 6.1.31  | Current sense settling time to 90% $I_{\rm IS\_stat.}$ after changing load <sup>1)</sup>     | $t_{\rm sIS(LC)}$      | -                                | 50       | 100                    | $μs$ $V_S = 13.5 V$ $V_{SENx} = 5 V$ $I_L = 10.20 A$ |   |  |
| 6.1.32  | Current sense settling time to 90% $I_{\rm IS\_stat.}$ after sense enable <sup>1)</sup>      | $t_{\sf sIS(SEN)}$     | _                                | 7        | 35                     | μS   | $V_{\rm S} = 13.5 \text{V}$ $V_{\rm SENx} = 5 \text{ V}$ $R_{\rm L} = 2.7 \Omega$   |  |
| 6.1.33  | Current sense deactivation time to 10% $I_{\rm IS\_stat.}$ after sense disable <sup>1)</sup> | $t_{\sf dIS(SEN)}$     | _                                | 7        | 35                     | μS   |   |  |
| Underv  | oltage shutdown and restart  |                        |                                  |          |                        |  |   |  |
| 6.1.34  | Undervoltage restart threshold   | $V_{\mathrm{S(UV)ON}}$ | _                                | 5.5      | 6                      | V  | $V_{INx}$ = High  |  |
| 6.1.35  | Undervoltage hysteresis <sup>1)</sup>  | $\Delta V_{\rm S(UV)}$ | _                                | 10       | _                      | mV   | $V_{INx}$ = High  |  |
| 6.1.36  | Undervoltage restart delay time <sup>1)</sup>  | $t_{\text{delay(UV)}}$ | 10                               | 18       | 30                     | ms   | $V_{INx}$ = High  |  |

<sup>1)</sup> Not subject to production test, specified by design

<sup>2)</sup> according JESD51\_7, FR4 2s2p board, 76.2 x 114.3 x 1.6 mm, 2x70µm Cu, 2x35µm Cu.

<sup>3)</sup> See Figure 11.

<sup>4)</sup> In case of protective switch-off STANDBY is only reached if the fault was acknowledged by a RESET signal (SEN0&SEN1=High). See also **Chapter 5.3.1** for details.



**Application schematic** 

## 7 Application schematic

Figure 23 shows an example for an application schematic.




Figure 23 application example

Note: This is a simplified example of an application circuit. The function must be verified in the real application.

### 7.1 Hints for PCB layout

- Handling of NC pins: It is recommended to connect all NC pins on a defined potential. E.g. pin 6 and pin 36 could be connected to GND potential.
- EMC filter cap between Vs and GND, Vdd and GND: It is recommended to place the filter cap as close as possible to the device to minimize the inductance of the loop.
- GNDR pin: in case of open GNDR pin, transient voltage disturbances may lead to reduction of  $t_{\text{delay(UV)}}$  to typically 1.9ms.
- The resistors connecting μC and input pins INx, SENx, SRSx, are recommended for protection of pins against fast electrical transients.
- Ground shift: It is recommended to avoid a ground shift between μC ground and device pin GND of more than 0.3V during normal operation.

## 7.2 Further Application Information

- Please contact us to get the Pin FMEA
- Please contact us to get a test report on short circuit robustness according to AEC Q100-012
- For further information you may contact <a href="http://www.infineon.com/">http://www.infineon.com/</a>



**Package Outlines** 

## 8 Package Outlines




Figure 24 PG-DSO-36-44 (Plastic Dual Small Outline Package)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



**Revision History** 

## 9 Revision History

### BTS50040-2SFA

Revision History: V2.0, 2016-02-02

| Version | Date       | Changes  |
|---------|------------|--|
| DS V2.0 | 2016-02-02 | Introduction of undervoltage shutdown and restart delay function   |
|         |            | Chapter 4.1 Absolute Maximum Ratings:  |
|         |            | parameter $V_{\text{bat(SC)}}$ set to maximum 24V for $T_i$ = -40°C 150°C, condition                         |
|         |            | description improved;  |
|         |            | parameter $I_{\text{GND}}$ and $I_{\text{dd}}$ minimum rating added;   |
|         |            | parameter $V_{\rm ESD1}$ and $V_{\rm ESD2}$ "ESD susceptibility" description updated; parameter              |
|         |            | $V_{ESD2}$ tested according JEDEC JESD22-C101  |
|         |            | Chapter 5.1 Table 1 Truth Table for Power Stages: undervoltage condition                                     |
|         |            | added  |
|         |            | Chapter 5.3.2 Short Circuit and Overtemperature Protection reworked; note or                                 |
|         |            | supply voltage breakdown during shortcircuit removed.  |
|         |            | Chapter 5.3.4 Undervoltage shutdown and restart reworked;  |
|         |            | desciption of undervoltage shutdown on Vs supply line added;   |
|         |            | Chapter 3.2: setting of SRS0 and SRS1 corrected  |
|         |            | Chapter 6.1:   |
|         |            | parameter $t_{ON}$ , $t_{OFF}$ , $(dV/dt)_{ON}$ , $(dV/dt)_{OFF}$ : setting of SRS0 and SRS1 corrected       |
|         |            | parameter $I_{dd}$ : low voltage condition Vs=6V added   |
|         |            | parameter $I_{\rm S(idle)}$ reduced to typically 800uA   |
|         |            | parameter $V_{\rm S(UV)ON},\Delta V_{\rm S(UV)},t_{\rm delay(UV)}$ added                                     |
|         |            | parameter $t_{slS(LC)}$ description of condition improved  |
|         |            | Chapter 7 Application schematic: Figure 23 adding R+L_supply and R+L_cable                                   |
|         |            | fitting to improved description of $V_{bat(SC)}$ .   |
|         |            | Chapter 7.1 Hints for PCB layout: Hint on open GNDR pin added. Hint on filter                                |
|         |            | capacitor Vdd to GND added.  |
| DS V1.2 | 2012-11-30 | <b>Chapter 6</b> : Specification limits for parameter $k_{\text{ILIS}}$ tightened. <b>Figure 22</b> updated. |
| DS V1.1 | 2012-01-18 | <b>Chapter 1</b> : Typing error corrected on <b>Page 1</b> , parameter $I_{L(SC)}$ .                         |
| DS V1.0 | 2011-11-25 | Initial version of datasheet   |

Edition 2016-02-02

Published by Infineon Technologies AG 81726 Munich, Germany © 2016 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.