THYRISTORS

Also available to BS9341-F082

Silicon thyristors in metal envelopes, intended for use in power control circuits (e.g. light and motor control) and power switching systems.

The series consists of reverse polarity types (anode to stud) identified by a suffix R: BTW38-600R to 1200R.


QUICK REFERENCE DATA

		BTW38	3-600R	800R	1000R	1200R	
Repetitive peak voltages	V _{DRM} /V _{RRM}	max.	600	800	1000	1200	V
Average on-state current				I _{T(AV}	max	. 10	Α
R.M.S. on-state current				IT(RM	S) max	. 16	Α
Non-repetitive peak on-state current				ITSM	max	. 150	Α

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-64: with metric M5 stud (ϕ 5 mm); e.g. BTW38-600R.



Net mass: 7 g

Diameter of clearance hole: max. 5,2 mm

Accessories supplied on request:

56295 (PTFE bush, 2 mica washers, plain washer, tag) 56262A (mica washer, insulating ring, plain washer)

Supplied with device: 1 nut, 1 lock washer Nut dimensions: across the flats; M5: 8,0 mm

Torque on nut: min. 0,9 Nm (9 kg cm) max. 1,7 Nm (17 kg cm)

BTW38 SERIES

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Non-repetitive peak voltages $(t \le 10 \text{ ms})$ V_{DSM}/V_{RSM} $V_{DSM}/$
Crest working voltages V_{DWM}/V_{RWM} max. 400 600 700 800 V * Average on-state current (averaged over any 20 ms period) up to $T_{mb} = 85$ °C $I_{T(AV)}$ max. 10 A R.M.S. on-state current I_{TRMS} max. 16 A Repetitive peak on-state current I_{TRM} max. 75 A Non-repetitive peak on-state current; $t = 10$ ms; half sine-wave; $T_j = 125$ °C prior to surge; with reapplied V_{RWMmax} I_{TSM} max. 150 A I_{TSM} Rate of rise of on-state current after triggering with I_{TSM} max. 112 A ² s Rate of rise of on-state current after triggering with I_{TSM} max. 50 A/ I_{TSM} Gate to cathode Average power dissipation (averaged over any 20 ms period) I_{TSM} max. 50 W Peak power dissipation I_{TSM} max. 5 W Temperatures
Average on-state current (averaged over any 20 ms period) up to $T_{mb} = 85$ °C
any 20 ms period) up to $T_{mb} = 85 ^{\circ}C$
Repetitive peak on-state current I_{TRM} max. 75 A Non-repetitive peak on-state current; $t = 10$ ms; half sine-wave; $T_j = 125$ °C prior to surge; with reapplied V_{RWMmax} I_{TSM} max. 150 A I_{TSM} 12 max. 112 A28 Rate of rise of on-state current after triggering with I_{TSM} max. 50 A/ I_{TSM} max. 50 A/ I_{TSM} Rate of rise of on-state current after triggering with I_{TSM} max. 50 A/ I_{TSM} max. 50 A
Non-repetitive peak on-state current; $t=10 \text{ ms}$; half sine-wave; $T_j=125 ^{\circ}\text{C}$ prior to surge; with reapplied V_{RWMmax} TSM max. 150 A I^2t for fusing ($t=10 \text{ ms}$) I^2t max. 112 A 2s Rate of rise of on-state current after triggering with $I_G=250 \text{mA}$ to $I_T=25 \text{A}$; $dI_G/dt=0,25 \text{A}/\mu\text{s}$ dI_T/dt max. 50 A/ μ Gate to cathode Average power dissipation (averaged over any 20 ms period) $P_G(AV)$ max. 0,5 W Peak power dissipation $P_G(AV)$ max. 5 W Temperatures
half sine-wave; $T_j = 125$ °C prior to surge; with reapplied V RWMmax ITSM max. 150 A I^2t for fusing (t = 10 ms) I^2t max. 112 A I^2t sate of rise of on-state current after triggering with $I_G = 250$ mA to $I_T = 25$ A; $dI_G/dt = 0.25$ A/ μ s dI_T/dt max. 50 A/ μ Cate to cathode Average power dissipation (averaged over any 20 ms period) $P_G(AV)$ max. 0,5 W Peak power dissipation $P_G(AV)$ max. 5 W Temperatures
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
with I_G = 250 mA to I_T = 25 A; dI_G/dt = 0,25 A/ μ s dI_T/dt max. 50 A/ μ S Gate to cathode Average power dissipation (averaged over any 20 ms period) $P_G(AV)$ max. 0,5 W Peak power dissipation $P_G(AV)$ max. 5 W Temperatures
Average power dissipation (averaged over any 20 ms period) Peak power dissipation PG(AV) Pax. 0,5 W PGM Temperatures
period) $P_{G(AV)}$ max. 0,5 W Peak power dissipation P_{GM} max. 5 W Temperatures
Temperatures
•
Storage temperature $$T_{\rm stg}$$ –55 to +125 $^{\rm o}{\rm C}$
Junction temperature T_{j} max. 125 ^{o}C
THERMAL RESISTANCE
From junction to mounting base $R_{th j-mb} = 1.8 ^{\circ}\text{C/}$
From mounting base to heatsink with heatsink compound Rth mb-h = 0,5 °C/
From junction to ambient in free air $R_{th j-a} = 45 ^{\circ}\text{C/}$
Transient thermal impedance (t = 1 ms) $Z_{th j-mb} = 0.1 ^{\circ}\text{C}$

OPERATING NOTE

The terminals should neither be bent nor twisted; they should be soldered into the circuit so that there is no strain on them.

During soldering the heat conduction to the junction should be kept to a minimum.

^{*} To ensure thermal stability: $R_{th\ j-a}$ < 4 °C/W (d.c. blocking) or < 8 °C/W (a.c.). For smaller heat-sinks $T_{j\ max}$ should be derated. For a.c. see Fig. 3.

2 V *

50 V/μs

3 mA

3 mA

150 mA

75 mA

1,5 V

200 mV

50 mA

 $1,5 \mu s$

0.2 µs

<

<

<

<

<

>

<

typ.

dV_D/dt

l_R

lD.

h -

l_H

 V_{GT}

 V_{GD}

^IGT

t_{gt}

CHARACTERISTICS

Anode to cathode On-state voltage

 I_T = 20 A; T_j = 25 °C Rate of rise of off-state voltage that will not trigger any device; exponential method; V_D = 2/3 V_{DRMmax} ; T_j = 125 °C Reverse current

V_R = V_{RWMmax}; T_i = 125 °C

Off-state current

 $V_D = V_{DWMmax}$; $T_j = 125 \, {}^{\circ}C$

Latching current; T_j = 25 °C

Holding current; T_j = 25 °C

Gate to cathode

Voltage that will trigger all devices $V_D = 6 V$; $T_j = 25 °C$

Voltage that will not trigger any device $V_D = V_{DRMmax}$; $T_i = 125$ °C

Current that will trigger all devices

Surrent that will trigger all devices $V_D = 6 \text{ V}$; $\dot{T} \cdot = 25 \text{ °C}$

Switching characteristics

Gate-controlled turn-on time $(t_{gt} = t_d + t_r)$ when switched from $V_D = 800 \text{ V}$ to $I_T = 25 \text{ A}$;

 $I_{GT} = 250 \text{ mA}; dI_{G}/dt = 0.25 \text{ A}/\mu\text{s}; T_{j} = 25 \text{ °C}$




Fig. 2 Gate-controlled turn-on time definitions.

April 1978

^{*} Measured under pulse conditions to avoid excessive dissipation.





Fig. 3 (1) T_{mb} -scale is for comparison purposes only and is correct only for $R_{th\,mb-a} \leqslant$ 6 °C/W.






Fig. 5 Minimum gate voltage that will trigger all devices as a function of $T_{\hat{\boldsymbol{j}}}.$




Fig. 6 Minimum gate current that will trigger all devices as a function of T_i .




Fig. 7.




Fig. 8 Maximum rate of rise of off-state voltage that will not trigger any device (exponential method) as a function of T_i .





Fig. 9 Maximum rate of rise of off-state voltage that will not trigger any device (exponential method) as a function of applied voltage.






Fig. 10 Limits for starting or inrush currents.




Fig. 11 Limits for starting or inrush currents.




Fig. 12.