

# IrDA Controller LSI built-in Ir remote control

# **BU92747XXX Series**

# **General Description**

BU92747XXX series is IrDA controller LSI built-in Ir remote control.

Compatible with IrDA Physical layer version 1.0, 1.1, 1.2, 1.3, transmission control is possible between 2.4kbps to 4Mbps.

Built-in remote transmission formatter.

Infrared transmission formatter that compatible with each maker's formats is possible.

# Features

- Data transfer speed (bps)
  - IrDA SIR: 2.4kbps, 9.6kbps, 19.2kbps, 38.4kbps, 57.6kbps and 115.2kbps IrDA MIR: 0.576Mbps, 1.152Mbps IrDA FIR: 4Mbps IrSimple
- Detection, removal and insertion of preamble, start flag and stop flag in FIR mode
- Detection, removal and insertion of start flag and stop flag in MIR mode
- Detection and occurrence of CRC
   Interface
  - Interface 16-bit data bus Interrupt INTR (IrDA controller) Address A0-3 Control signals CS, RD and WR
- Built-in 2560 × 2byte FIFO buffer (for transmission and reception
- Accessible as a memory device connected to the bus
- Power down mode setting possible for transmission and reception
- Operation at V<sub>DD</sub>=1.62 to 1.98V
- Input clock of 48MHz for external input clock or crystal input clock
- Ir remote control function Serial 2-lines SDA, and SCL Programmable carrier frequency Programmable length of header Programmable length of data Hi Programmable length of data Lo Programmable length of end part Programmable arbitrary length of output data bit Programmable frame Continuous data transmission Interrupt function NIRQ

# Applications

- IrDA transmission control.
- Remote transmission formatter

# **Key Specifications**

- Absolute maximum rating VDD : -0.3 V to 4.5V
   Power supply voltage : 1.62V to 1.98V
   Input voltage H level : 1.62V ~ 3.6V
   Input clock frequency : 48MHz(within I100ppm)
- Clock input current consumption : 30mA(Max)
- Standby current :
  - aby current :
- Operating temperature range : -40°C to +85°C
   Allowable loss VBGA048W040 : 570mW (Max) VQFP48C : 900mW (Max)

Package VBGA048W040

W(Typ.) x D(Typ.) x H(Max.) 4.0mm x 4.0mm x 0.9mm

10µA (Max)



VQFP48C

9.00mm x 9.00mm x 1.60mm



OProduct structure : Silicon monolithic integrated circuit OThis product is not designed for protection against radioactive rays

# Typical Application Circuit



# ●VBGA048W040 Pin Configuration



# ●VBGA048W040 Land Matrix Table

Land Matrix No.	Pin Name	Land Matrix No.	Pin Name	Land Matrix No.	Pin Name	Land Matrix No.	Pin Name
A1	PWDN	C1	VIO2	E1	A2	G1	GND
A2	XOUT	C2	NIRQ	E2	A1	G2	D5
A3	SCL	C3	RESET	E3	Ao	G3	D4
A4	IrRC	C4	(NC)	E4	D15	G4	Dз
A5	IrTX	C5	EXTIR	E5	D14	G5	D2
A6	IrRX	C6	V <sub>IO1</sub>	E6	D13	G6	D1
A7	GND	C7	RD	E7	D12	G7	Do
(NC)	(NC)	D1	VI01	F1	D11		
B2	XIN	D2	Аз	F2	Vdd		
B3	SDA	D3	TEST1	F3	D10		
B4	CTLA	D4	TEST2	F4	D9		
B5	IrDAPWDN	D5	TEST3	F5	D8		
B6	Vdd	D6	INTR	F6	D7		
B7	WR	D7	CS	F7	D6		

# VQFP48C Pin Configuration



# (unit : mm)

# ●VQFP48C Land Matrix Table

Land Matrix No.	Pin Name	Land Matrix No.	Pin Name	Land Matrix No.	Pin Name	Land Matrix No.	Pin Name
1	PWDN	13	GND	25	Do	37	GND
2	RESET	14	D5	26	D6	38	IrRX
3	NIRQ	15	A0	27	D14	39	EXTIR
4	V <sub>IO2</sub>	16	D4	28	D12	40	IrTX
5	TEST2	17	D10	29	D13	41	IrDAPWDOWN
6	Аз	18	D9	30	INTR	42	CTLA
7	VI01	19	D3	31	CS	43	IrRC
8	TEST1	20	D15	32	TEST3	44	(NC)
9	A2	21	D2	33	RD	45	SCL
10	A1	22	D8	34	VI01	46	SDA
11	D11	23	D1	35	WR	47	XOUT
12	Vdd	24	D7	36	Vdd	48	XIN

# Pin Descriptions

Pin name	1/0	Condition of after reset	Pin Function	Circuit Diagram
IrRX	I	-	IrDA Receive Input Pin	В
EXTIR	I	-	Signal Input Pin in SM2="H" (Input Signal is outputted to IrTX or IrRC)	В
IrTX	0	L	IrDA and remote control Transmission Output Pin Transmission IrDA when RC_EN= "L" Transmission remote control when RC_EN="H", RC_MODE="H"	A
D0-15	1/0	Input	Data I/O Pin	С
A0-3	I	-	Address Input Pin	В
CS	I	-	Chip Select Pin. Low (L) Active The read/write signal goes "Active" in a Low period.	В
RD	I	-	Read Signal Input Pin. Low (L) Active	В

Pin name	1/0	Condition of after reset	Pin Function	Circuit Diagram
WR	I	-	Write Signal Input Pun. Low (L) Active	В
INTR	0	Н	CPU Interrupt Request Output Pin. (IrDA Controller) The signal goes "Low" when an interrupt condition takes place. (note) Read EIR register at once and do appropriate processing when the interrupt request is occurred. When processing to the interrupt request is delayed, it is not likely to be able transmission/ reception it normally.	A
RESET	I	-	Reset Input Pin. Low (L) Active The signal causes the internal register settings, etc. to be initialized.	В
PWDN	I	-	Power Down Mode Setting. Low (L) Active When set to Low (L), this signal causes the wait status and sets the low dissipation current mode. After the power down mode is removed, RESET=L must set to Low until crystal clock oscillation becomes stable (about 2 or 3 ms). After that RESET must set to High. Take it into consideration that this period depends on the crystal in use.	В
IrRC	0	L	Remote control transmission Output pin Transmission remote control when RC_EN= "H", RC_MODE= "L"	A
CTLA	0	L	Control Signal Output Pin	А
SCL	Ι	-	Serial clock	F
SDA	I/O	Input	Serial data I/O Pin	G
NIRQ	0	Н	CPU Interrupt Request Output Pin (Ir remote control) The signal goes "Low" when an interrupt condition takes place.	A
XIN/CLK48M	I	-	Crystal IN / External CLK Input	Е
XOUT	0	-	Crystal OUT (N.C when external input clock is used)	E
TEST1-3	I	-	Test pins (These pins must be GND during normal operation.)	D
IrDA PWDOWN	0	н	IrDA module control signal output pin These pins must be OPEN for IrDA modules having no power-down pin.	A
Vdd	-	-	Power supply pin	-
VI01	-	-	Interface power supply voltage1	-
VI02	-	-	Interface power supply voltage2	-
GND	-	-	Ground pin	-

# ●Equivalent Circuit Diagram



# Reset

Reset of IrDA controller and Ir remote control is common. In the case of crystal <u>CLK os</u>cillation, CLK isn't stable both just after the power supply is turned on and after the pow<u>er down</u> is reset. Therefore, RESET should be set to keep L for 2 or 3 msec until CLK becomes stable, and then RESET should be set to H after CLK stabilize. (Make sure that the unstable period of CLK depends on Crystal and circuit constants etc.)

# Input clock

Input clock frequency is 48MHz. The tolerance is within  $\pm$  100ppm. The basis of the Duty ratio is 50% , and make it within  $\pm$  30%.

# •About the IrSimple reception

Data is transmitted more one-sidedly than the sending side at the IrSimple-Uni-mode. The error interrupt such as OE\_EI and DEX\_EI is generated when processing and the received data reading speed to interrupt request (INTR:L) are slow etc. and it is not likely to be able to receive it normally. It is necessary to set the interrupt processing and the reading speed, etc. at which the entire system is considered on the HOST side.

# •Example of crystal-oscillator circuit configuration

Please decide final circuitry and the constant after consulting the crystal-oscillator manufacturer.





Example of suppressing excitation power

# Block Diagram/ Application Circuit



# Absolute Maximum Ratings

Ta=25°C unless otherwise stated

Parameter	Symbol	Limits	Unit
Supply voltage <sup>(Note1)</sup>	Vdd	-0.3 to +2.5	V
Interface supply voltage1 <sup>(Note1)</sup>	VI01	-0.3 to +4.5	V
Interface supply voltage2 <sup>(Note1)</sup>	VIO2	-0.3 to +4.5	V
Input voltage <sup>(Note1)</sup>	Vin	-0.3 to VIO1, 2+0.3	V
Power dissipation <sup>(Note2)</sup> VBGA048W040	Pd	0.57	W
Power dissipation <sup>(Note3)</sup> VQFP48C	Pd	0.90	W
Operating temperature range	Topr	-40 to +85	°C
Storage temperature range	TSTG	-55 to +125	°C

(Note1)It applies to all pins based on the GND pin.

(Note2)Measured value with conformity substrate to SEMI (114.3mm×76.2mm×1.6mm, 4layer)

5.7mW/°Cdecrease over Ta=25°Cuse

(Noete3)Measured value with ROHM Standard Board (170.0mm×70.0mm×1.6mm, 1layer)

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

# Recommended Operating Ratings

Baramatar	Symbol		Linit		
Faiametei	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	Vdd	1.62	1.8	1.98	V
Interface supply voltage1	VI01	1.62	1.8	3.6	V
Interface supply voltage2 <sup>(Note1)</sup>	VI02	1.62	1.8	3.6	V

(Note1) $V_{IO2}$  is connected with XIN/CLK48M, Xout, PWDN, NIRQ and RESET.

# •Electrical Characteristics (DC Characteristics)

Ta=25°C, VDD=1.8V, VIO1=1.8V, VIO2=1.8V and GND=0V unless otherwise stated.

Parameter	Symbol	Limits			Linit	Conditions	
Falameter	Symbol	Min.	Тур.	Max.	Onit	Conditions	
Dissipation current 1	IDD1	_	0.1	10	μA	For input with no output load = 0V	
Dissipation current 2	IDD2	_	10	30	mA	For XIN = 48MHz	
Digital high-level input voltage	Viн	0.75×VIO	_	_	V		
Digital low-level input voltage	VIL	_	_	0.25×Vio	V		
Digital high lavel input surrant	Ін	_	—	10	μA	Input voltage level 1.8V	
Digital high-level liput current		_	_	100	μA	Input voltage level 1.8V TEST1-3	
Digital low-level input current	١L	_	_	10	μA	Input voltage level GND	
Digital high-level output voltage	Vон	V <sub>IO</sub> -0.6	_	_	V	INTR, D0~1 <u>5, IrD</u> APWDOWN IrTX, IrRC, NIRQ, CTLA IOH=-1mA	
Digital low-level output voltage	Vol	-	—	0.6	V	INTR, D0~15, IrDA <u>PWD</u> OWN IrTX, IrRC, SDA, NIRQ, CTLA IOL=1mA	

# ●IrDA controller (parallel I/F) AC Characteristics

Ta=25°C, VDD=1.8V, VIO1=1.8V, VIO2=1.8V and GND=0V unless otherwise stated.

Parameter	Symbol	Limits			Lloit	Conditions	
Faranieter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Read pulse width	trpw	90	_	_	ns		
Read data delay time	trdd	_	_	60	ns		
Read address setup time	tras	_	_	70	ns		
Write address setup time	twas	70	_	_	ns		
Read address hold time	trah	0	_	—	ns		
Read data hold time	trdh	0	_	20	ns		
Read/write recovery time	trcv	60	_	_	ns		
Read chip select setup time	trcs	_	_	70	ns		
Write chip select setup time	twcs	70	_	_	ns		
Read chip select hold time	trch	0	_	—	ns		
Write chip select hold time	twch	6	_	_	ns		
Write address hold time	twah	10	_	_	ns		
Write pulse width	twpw	60	_	_	ns		
Write data setup time	twds	60	_	_	ns		
Write data hold time	twdh	10	_	—	ns		
Interrupt clear time	tintr	_	_	110	ns		
SIR pulse width	tspw	_	19.5	_	μs	For settings of 3/16 pulse width and baud rate of 9.6kbps	
	•	_	1.6	_	μs	For setting of $1.6\mu s$ pulse width	
MIR pulse width	tmpw	_	208.3	_	ns	For 1.152Mbps	
FIR single pulse width	tfpw	_	125	_	ns		
FIR double pulse width	tfdpw	_	250	_	ns		
Reset pulse width	trstw	70	_	_	ns		

twah

twch.

trcv

twdh

tintr

# Timing Diagram



Infrared Ray (IR) Interface Timing





twcs

twas

twpw

twds

# Ir remote control (serial I/F) AC Characteristics

Ta=25°C, V<sub>DD</sub>=1.8V, V<sub>IO1</sub>=1.8V, V<sub>IO2</sub>=1.8V and GND=0V unless otherwise stated.

Parameter	Symbol	Limits			Lloit	Conditions
Farameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
SCL clock frequency	fscl	-	-	400	kHz	
Bus free time	tBUF	1.3	-	-	μs	
Set-up time for (repeated) START condition	tsu;sta	0.6	-		μs	
Hold time (repeated) START condition	thd;sta	0.6	-	-	μs	
SCL LOW time	t∟ow	1.3	-	-	μs	
SCL HIGH time	thigh	0.6	-	-	μs	
Data setup time	tsu;dat	100	-	-	ns	
Data hold time	thd;dat	0	-	-	ns	
Setup time for STOP condition	tsu;sto	0.6	_	_	μs	

CS

A<sub>0</sub>

WR

 $D_{0\sim 15}$ 

INTR

**Reset Timing** 

# Timing Diagram



# IrDA Controller Functional Description

Mode description
 Three IrDA communication modes (SIR, MIR and FIR) can be set.
 Ear data is of each mode, shock the following table

Mode	Baud rate	BOF	Information portion	CRC	EOF	Insertion and deletion of preamble
SIR	2.4k to 115.2kbps	SW	SW	SW	SW	_
MIR	0.576M, 1.152Mbps	HW	SW	HW	HW	_
FIR	4Mbps	HW	SW	HW	HW	HW

SW : Software (set by IrLAP)

W : Hardware (set by BU92747XXX)

Transmission/reception method The following settings for transmission/reception can be made by setting RX\_EN, TX\_EN, TX\_CON, and RX\_CON in the control register to 0 and 1.

TX_CON	RX_CON	AUTO_FLV_CP	TX_EN	RX_EN	Mode
0	0	0	0	0	Idle mode <sup>(Note1)</sup>
0	0	0	0	1	Reception mode
0	0	0	1	0	Transmission mode
0	0	1	0	1	Automation many windows receive mode
0	1	0	0	1	Many windows receive mode
1	0	0	0	0	Many windows transmit mode

(Note1)Default

X Other setting is inhibited.

# Time-out

Interrupt requests are issued when a time-out occurs in the FIFO buffer under the following conditions:

- Condition causing an MIR and FIR receive time-out When one or more bytes of data is present in the FIFO buffer, the CPU does not read the FIFO buffer data even though 64μs has elapsed after the last writing of data into the FIFO buffer from the receive shift register.
   Condition causing an SIR receives time-out
- When one or more bytes of data is present in the receive FIFO buffer, the CPU does not read the FIFO buffer data even though the Tout time has elapsed after the last writing of data into the FIFO buffer from the receive shift register. Tout =  $4 \times (1 / \text{Baud rate}) \times 10$
- 3 Condition causing an MIR and FIR transmission time-out The CPU does not access the FIFO buffer for 1ms or more in the transmission mode. (Except for the condition of FTLV≦FLV)
- 4 Condition causing a many windows transmission mode time-out The CPU does not write data for 1ms in many windows transmit mode, after setting FTLV or writing a former DATA. (Except for the condition of FTLV≦(FLV - FLV II))

# ●IrDA Controller Register Set

Register name	Description
TXD	Transmit Data Register
RXD	Receive Data Register
IER	Interrupt setting register
EIR	Interrupt source display register
MCR	Communication mode setting register
PWR/FIT	Transmission pulse width setting register / Transmission frame interval setting register
TRCR	Transmission reception setting register
FTLV	FIFO transmission data count setting register
FLV	FIFO data count register
FLV II	FIFO data count register in many windows receive mode / Transmission frame data count register
FLVⅢ	FIFO data count register in many windows receive mode
FLVIV	FIFO data count register in many windows receive mode
TRCR II	TXE_C / WRE_C clear register
TXE_C	TXE count register in many windows transmit mode
WRE_C	WRE count register in many windows transmit mode

٨	Addross Bus			Pagister		Function of each bits																	
A	Jule	add		Name	R	R/W								Bit	No.								
A3	A2	A1	A0		Name			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	00	TXD/	P/M		TXD15	TXD14	TXD13	TXD12	TXD11	TXD10	TXD9	TXD8	TXD7	TXD6	TXD5	TXD4	TXD3	TXD2	TXD1	TXD0
0	0	0	0	00	RXD	17.00	ALL	/RXD15	/RXD14	/RXD13	/RXD12	/RXD11	/RXD10	/RXD9	/RXD8	/RXD7 /RXD6	/RXD6	/RXD5	/RXD4	/RXD3	/RXD2	/RXD1	/RXD0
				SIR				_	_	_	_	_				_			EOFRX	DRX			
							OIIX									10_10						_IE	_IE
0	0	0	1	01	IER	R/W	MIR	-	_	_						AC_IE	EOF	OE_IE		TXE	TO_IE		
								-			RDE	WRE	RDUE	DEX	RDOE		_IE		CRC	_IE		STFRX	-
							FIR				_IE	_IE	_IE	_ IE	_IE	DECE			_IE			_IE	
																_16						50504	DDV
							SIR				-	-	-	-	-	FE_EI			-			EOFRX	DRA
								-														_EI	_=
0	0	1	0	02	EIR	R	MIR	-	-	-	DDE	WDE	DDUE	DEV	DDOF	AC_EI	EOF	OE_EI	CDC	TXE	TO_EI	07501	
								-			RDE	WRE	RDUE	DEX	RDUE		_="		CRC	_="		SIFRX	-
							FIR				_EI	_EI		_ EI		DECE			_EI			_EI	
																_EI							
0	0	1	1	03	MCR	R/W	ALL	-	-	-	CTLA	RC_	RC	-	-	DRS2	DRS1	DRS0	-	-	SM2	SM1	SM0

Address Bus				Desister	Register								Fu	nction a	f each	bits													
Au	ule	55 D	us	add	Neme	R	Ŵ								Bit	No.													
A3	A2	A1	A0		Name				14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
							SIR					-	-	-	-														
0 1	1	0	0	04	PWR/ FIT	R/W M	MIR	DIS2	DIS1	DIS0	DIS0 -	FIT2		FPW2 FP	FPW1	FPW0	MPW3 N	MPW2	MPW1 MPW0	MPW0	SPW								
							FIR					FII3	FIIZ		FIIU	FIIU													
						SIR	-	_	_	-	_	1byte Read			_				-	-									
0	1	0	1	05	TRCR	R/W	MIR	TX_	TX_	FLV_	RX_	AUTO		TXPW D	RXPW D	M_ STA	IrPDEN	FCLR	IR_	s_	RX _EN	TX _EN							
														FIR	NUM	CON	CP	CON	_CP				_				PLS	EOT	
0	1	1	0	06	FTLV	R/W	ALL	-	-	-	FTLV12	FTLV11	FTLV10	FTLV9	FTLV8	FTLV7	FTLV6	FTLV5	FTLV4	FTLV3	FTLV2	FTLV1	FTLV0						
0	1	1	1	07	FLV	R	ALL	-	-	_	FLV12	FLV11	FLV10	FLV9	FLV8	FLV7	FLV6	FLV5	FLV4	FLV3	FLV2	FLV1	FLV0						
1	0	0	0	08	FLV II	R	MIR/ FIR	-	-	-	FLV II 12	FLV II 11	FLVII 10	FLV II 9	FLVII 8	FLVII7	FLVI 6	FLV II 5	FLV II 4	FLV II 3	FLVII 2	FLV II 1	FLVIO						
1	0	0	1	09	FLVⅢ	R	MIR/ FIR	-	-	-	FLVIII 12	FLVIII 11	FLVIII10	FLVIII 9	FLVIII 8	FLVIII7	FLVII6	FLVIII5	FLVIII4	FLVIII 3	FLVIII 2	FLVIII 1	FLVIII0						
1	0	1	0	0A	FLVⅣ	R	MIR/ FIR	-	-	-	FLVIV12	FLVIV 11	FLVIV10	FLVIV9	FLVIV8	FLVIV7	FLVIV6	FLVIV5	FLVIV4	FLVIV3	FLVIØ2	FLVIV1	FLVIV0						
1	0	1	1	0B	TRCR II	w	MIR/ FIR	_	_	-	-	_	_	_	_	_	_	-	_	-	_	WRE_ C_CLR	TXE_ C_CLR						
1	1	0	0	0C	TXE_C	R	MIR/ FIR	-	-	-	-	-	-	-	TXE_ C8	TXE_ C7	TXE_ C6	TXE_ C5	TXE_ C4	TXE_ C3	TXE_ C2	TXE_ C1	TXE_ C0						
1	1	0	1	0D	WRE_C	R	MIR/ FIR	-	-	-	-	-	-	-	WRE_ C8	WRE_ C7	WR_ C6	WRE_ C5	WRE_ C4	WR_ C3	WRE_ C2	WRE_ C1	WRE_ C0						

 $\times$  -: Unused bit. When read, the value is 0.

# ●TXD / RXD: Transmit/Receive Data Register

TXD/RXD shares the same address.

TXD is accessed when transmission data is written and is used as a transmission data hold register.

When the FIFO buffer is effective, it works as the first storage register of TX\_FIFO.

RXD is accessed when received data is read out and is used as a receive data storage register.

When the FIFO buffer is effective, it also works as the last storage register of RX\_FIFO. Neither reading from TXD nor writing to RXD can be performed.

# ●IER: Interrupt Enable Register

IER is used to control (enable) various kinds of interrupts.

All 13 bits correspond to interrupts so that they can be controlled independently.

Once system reset takes place, all the bits are set to "0". Each interrupt can be enabled by writing "1" to the corresponding bit.

# IER0: DRX\_IE (Data Receiver Interrupt Enable)

When one-byte received data has been transmitted in SIR mode from the receive shift register to the FIFO buffer,

this bit sets an interrupt as a data read request.

#### IER1:

This bit works as EOFRX\_IE in SIR mode or as STFRX\_IE in MIR, FIR mode.

EOFRX\_IE: (End of Frame Receiver Interrupt Enable)

- Sets an interrupt as a data read request when EOF (C1) data has been written to FIFO.
- STFRX\_IE: (Stop Flag Receiver Interrupt Enable)

Sets a data read request when a Stop Flag has been detected during data reception.

# IER2: TO\_IE (Timeout Interrupt Enable)

This bit sets an interrupt for time-out.

#### IER3: TXE\_IE (Transmitter Empty Interrupt Enable)

This bit sets an interrupt that takes place after both transmission FIFO buffer and transmission shift register are emptied and frame transmission is completed during data transmission.

# IER4: CRC\_IE (CRC Error Interrupt Enable)

This bit is effective in MIR and FIR mode. It sets an interrupt that takes place at CRC error occurrence.

# In SIR mode, this bit is ignored but must be set to "0".

IER5: OE\_IE (Overrun Error Interrupt Enable)

This bit sets an error at overrun (Overrun error occurs when the receive FIFO buffer becomes full and the next data is completely received in the receive register).

#### IER6: EOF\_IE (End of Frame Interrupt Enable)

This bit sets an interrupt that takes place when FIFO is emptied in reading the last byte (EOF <h'C1> in SIR mode or last byte in frame information in MIR and FIR mode) of data written to FIFO in receive mode.

#### IER7:

This bit works FE IE in SIR mode, AC IE in MIR mode and DECE IE in FIR mode.

FE\_IE: (Framing Error Interrupt Enable)

- Sets an interrupt that occurs when the stop bit of received data is not detected.
- AC\_IE: (Abort Condition Interrupt Enable)
- Sets an interrupt that occurs when the received data of abort condition.
- DECE\_IE: (Decode Error Interrupt Enable)

Sets an interrupt that occurs for a decode error during data reception.

# IER8: RDOE\_IE (Read Overrun Error Interrupt Enable)

This bit is effective in many windows receive mode (MIR and FIR) and Auto\_FLV\_CP mode.

This bit sets as a register that tells too much reading of ex-frame data, when read the FIFO data.

# IER9: DEX\_IE (Data Exist Interrupt Enable)

This bit is effective in many windows receive mode (MIR and FIR) and AAUTO\_FLV\_CP mode. Do not set "1" in the other modes. When the setting is not done to FLV\_CP=1 until the data of the next frame is received after Stop Flag of a front frame is received, interrupt is set.

reading receive data after generating the RDE\_EI interruption (FLV I value becomes 0) at the AUTO\_FLV\_CP mode. **IER10: RDUE IE (Read Underrun Error Interrupt Enable)** 

This bit is effective in many windows receive mode (MIR and FIR). Do not set "1" in the other modes.

This bit sets as a register that notifies the reading leaving of the front frame data FLV II  $\neq 0$  to be when the value of FLV is copied to FLV II with FLV CP=1 (TRCR13).

# IER11: WRE\_IE (Write Enable Interrupt Enable)

This bit is effective in many windows transmit mode. Do not set "1" in the other modes.

This bit sets as a register that tells the CPU to be able to write next frame data in many windows transmit mode.

# IER12 : RDE\_IE(Read Enable Interrupt Enable)

This bit is effective in the AUTO\_FLV\_CP mode. Do not set "1" in the other modes.

This bit sets as a register that notifies to read it the reception frame data at the AUTO\_FLV\_CP mode.

# •EIR: Event Identification Register

EIR indicates an interrupt source at interrupt occurrence. All 13 bits corresponds to interrupts (interrupt array) set in IER. When an interrupt is invalid, the corresponding bits of EIR (status register) are set to "1" at event occurrence.

At system reset, all bits are reset to "0". In addition, this register is cleared to "0" when the CPU reads data in the register. EIR0: DRX\_EI (Data Receiver Event Identification)

This bit is set to "1" when one-byte received data is transmitted from the receive shift register to the FIFO buffer in SIR mode.

EIR1:

This bit works as EOFRX\_EI in SIR mode and STFRX\_EI in MIR and FIR mode.

EOFRX\_EI: (End of Frame Receiver Event Identification)

Sets an interrupt as a data read request when EOF (C1) data has been written to FIFO.

STFRX\_EI: (Stop Flag Receiver Event Identification)

Sets an interrupt as a data read request when a Stop Flag has been detected during reception.

# EIR2: TO\_EI (Timeout Event Identification)

#### This bit is set to"1" for time-out.

#### EIR3: TXE\_EI (Transmitter Empty Event Identification)

This bit is set to "1" when both transmissions FIFO buffer and transmission shift register are emptied and frame transmission is completed during data transmission. (This bit is set to "1" only when FIFO buffer becomes empty by transmitting data.

If this bit is cleared by FCLR, it remains "0".)

EIR4: CRC\_EI (CRC Error Event Identification)

This bit is set to "1" at CRC error occurrence.

#### EIR5: OE\_EI (Overrun Error Event Identification)

#### This bit is set to "1" at overrun error occurrence.

#### EIR6: EOF\_EI (End of frame Event Identification)

This bit is set to "1" when FIFO is emptied in reading the last byte (EOF <h'C1> in SIR mode or last byte in frame information in MIR and FIR mode) of data written to FIFO in receive mode.

In many windows receive mode, interrupt occurs in every reading the last byte.

#### EIR7:

This bit is set to "1" as FE\_EI in SIR mode, AC\_IE in MIR mode or as DECE\_EI in FIR mode.

FE\_EI: (Framing Error Event Identification)

This bit is set to"1" when the stop bit of received data is not detected.

AC\_EI: (Abort Condition Event Identification)

This bit is set to "1" when the received data of abort condition.

DECE\_EI: (Decode Error Event Identification)

This bit is set to "1" when a decode error occurs during data reception.

# EIR8: RDOE\_EI (Read Overrun Error Event Identification)

This bit is effective in many windows receive mode (MIR and FIR) and AUTO\_FLV\_CP mode.

This bit is set to "1" in condition of FLV II <0 as a register which tells too much reading of ex-frame data, when read the FIFO data.

In the case, all data in FIFO is automatically reset by BU92747XXX, and it becomes FLV=FLV II =0.

# EIR9: DEX\_EI (Data Exist Event Identification)

This bit is effective in many windows receive mode (MIR and FIR) and AUTO\_FLV\_CP mode.

When the setting is not done to FLV\_CP=1 until the data of the next frame is received after Stop Flag of a front frame is received, interrupt is set. In that case, all data that exists in FIFO in the hard independence is reset, and it becomes FLV=FLVII=FLVIII=FLVIII=0.

This bit is set to "1" as a frame error when the Start Flag reception of the frame will start one after another by the time CPU finishes reading receive data after generating the RDE\_EI interruption at the AUTO\_FLV\_CP mode

# EIR10: RDUE\_EI (Read Underrun Error Event Identification)

This bit is effective in many windows receive mode (MIR and FIR).

This bit is set to "1" as a register that notifies the reading leaving of the front frame data FLV  $I \neq 0$  to be when the value of FLV is copied to FLV I with FLV CP=1 (TRCR13).

# EIR11: WRE\_EI (Write Enable Event Identification)

This bit is effective in many windows transmit mode.

This bit is set to "1" as a register which tells the CPU to be able to write next frame data in many windows transmit mode.

# EIR12 : RDE\_EI(Read Enable Event Identification)

This bit is effective in the AUTO\_FLV\_CP mode. Do not set "1" in the other modes.

This bit is set to "1" as a register that notifies to read it the reception frame data at the AUTO\_FLV\_CP mode.

# MCR: Mode Control Register

MCR sets various communication modes.

MCR12	MCR11	MCR10	MCR9	MCR8	MCR7	MCR6	MCR5	MCR4	MCR3	MCR2	MCR1	MCR0
												SM0 SM1 SM2 DRS0 DRS1 DRS2 RC_EN RC_MC CTLA

# MCR0, 1: SM0, 1(Select Mode0, 1)

Combinations of SM1 and SM0 set the communication modes listed below.

SM1	SM0	mode
0	0	SIR (Note1)
0	1	MIR
1	0	FIR
1	1	FIR

(Note1) Default

#### MCR2: SM2

When this bit is set to "1", the signal inputted into EXTIR Pin is outputted from IrTX or IrRC.

#### MCR5~7 : DRS(Data Rate Select)

Combinations of DRS2 to DRS0 set the baud rates listed below for each communication mode.

DRS2~0	SIR	MIR	FIR
000	2.4kbps	Disable (1.152Mbps)	Disable (4Mbps)
001	Disable (4.8kbps)	0.576Mbps	Disable (4Mbps)
010	9.6kbps <sup>(Note1)</sup>	1.152Mbps	4Mbps
011	19.2kbps	Disable (1.152Mbps)	Disable (4Mbps)
100	38.4kbps	Disable (1.152Mbps)	Disable (4Mbps)
101	57.6kbps	Disable (1.152Mbps)	Disable (4Mbps)
110	115.2kbps	Disable (1.152Mbps)	Disable (4Mbps)
111	Disable (9.6kbps)	Disable (1.152Mbps)	Disable (4Mbps)

(Note1) Default

# MCR10: RC EN (REMCON Enable)

This bit set the mode listed below (SM2 = 0)

RC_EN	mode
0	IrDA controller <sup>(Note1)</sup>
1	Ir remote control

(Note1) Default

# MCR11: RC\_MODE (REMCON\_MODE)

Output Pin is selected by this bit when SM2 is set to "1". RC\_MODE becomes invalid in RC\_EN=0, and the IrDA signal is output from the IrTX pin.

RC_MODE	Remote control signal output pin
0	IrRC
1	IrTX <sup>(Note1)</sup>
(Note1) Default	

# MCR12: CTLA (Control\_A)

When this bit is set to "1", CTLA Output Pin is set to "Hi". When this bit is set to "0", CTLA Output Pin is set to "Lo". This bit is set to "0" after reset.

# **●**PWR/FIT: Pulse Width Register/Frame Interval Time

The PWR/FIT register sets the IrTX output pulse width, and frame interval time.



# PWR0: SPW (SIR Pulse Width)

This bit is effective in the SIR mode.

When this bit is set to "0", the Hi pulse of about  $1.6\mu s$  is outputted (default). When this bit is set to "1", the Hi pulse of 3/16 of a baud cycle is outputted.

# PWR4~1 : MPW3~0 (MIR Pulse Width)

This bit is effective in the MIR mode. Any of the MIR pulse widths listed in the following table is defined by a combination of MPW3 to MPW0.

MPW3~0	MIR Pulse Width[ns]
0000	145.8
0001	166.7
0010	187.5
0011	208.3 <sup>(Note1)</sup>
0100	229.2
0101	250.0
0110	270.8
0111	291.7
1000	312.5
1001	354.2
1010	395.8
1011	437.5
1100	479.2
1101	520.8
1110	562.5
1111	604.2

# FIT3~0 :FIT3~0(Frame Interval Times)

This bit is effective in the many windows transmit mode. Any of the Frame interval time listed in the following table is defined by a combination of FIT3 to FIT0.

FIT3~0	Frame Interval Time[µs]
0000	100 <sup>(Note1)</sup>
0001	200
0010	300
0011	400
0100	500
0101	600
0110	800
0111	1000
1000	1200
1001	1400
1010	1600
1011	1800
1100	2000
1101	2200
1110	2400
1111	2600
(Note1) Default	

(Note1) Default

# PWR7~5: FPW2~0(FIR Pulse Width)

This bit is effective in the FIR mode. any of the FIR pulse widths listed in the following table is defined by a combination of FPW2 to FPW0.

FPW2~0	FIR Pulse Width[ns]
000	83.3
001	104.2
010	125.0 <sup>(Note1)</sup>
011	145.8
100	-
101	-
110	-
111	_

(Note1) Default

# DIS2~0 : DIS2~0(Distinction Register )

Model distinction register (read only)

Combinations of FPW2 to FPW0 set to "001" at BU92747XXX.

A duplicate pulse has a waveform shown below.



# TRCR: Transmit / Receive Control Register

The TRCR register sets various environments for transmission and reception.

# TRCR0: TX\_EN (Transmit Enable)

When this bit is set to "1", the transmission mode is set.

When this bit is set to "0", all data within the FIFO buffer is transmitted, and then transmission is terminated.

When the relation between the number of registers set in the FTLV register and the FLV register (register indicating the amount of data within the buffer) is FLV  $\geq$  FTLV, then TX\_EN=0 is automatically set and data transmission is terminated after all data within the FIFO buffer is transmitted.

(Do not set TX\_EN and RX\_EN to 1 even though this setting causes data reception to take precedence over data transmission.)

# TRCR1: RX\_EN (Receive Enable)

When this bit is set to "1", the receive mode is set.

When this bit is set to "0", data reception is terminated. When the last data is odd byte at SIR reception,

it must be "C1" (EOF).

(When "C1" data of EOF is written on the LSB side of FIFO at the SIR mode, "00" is inserted in the MSB side by independence and the increment does the FIFO pointer.)

In addition, when the receive mode is terminated once and set again after received data has been read at FIR reception, the next reception is started.

(RX\_CON=1 and RX\_EN=1, or AUTO\_FLV\_CP=1 and RX\_EN=1, this bit doesn't have to be set to the receiving mode again.)

# TRCR2: S EOT (Set End of Transmission)

This bit is effective in MIR and FIR mode. When This bit is set to "1", the next data written to the FIFO buffer (2-byte data only) is recognized as the last data and CRC and STF are added just after that data to send a frame. After frame transmission this bit is automatically set to "0". This bit cannot be used in SIR mode.

# TRCR3: IR\_PLS (IrDA Pulse)

This bit is effective in MIR mode, FIR mode and many windows transmit mode (MIR and FIR). When this bit is set to "1", an interaction pulse is transmitted just after the frame being transmitted. After transmission, IR\_PLS is automatically set to "0". This bit cannot be used in SIR mode.



# TRCR4: FCLR (FIFO clear)

When this bit is set to "1", WP (Write Point) and RP (Read Point) within the FIFO buffer are initialized. After completion of initialization, this bit is automatically set to "0".

# TRCR5: MS\_EN (Mode Select Enable)

This bit is used to switch the communication mode of the Rohm IrDA module RPM971/972. When this bit is set to "1", the operation mode of the IrDA module is changed according to the current operation mode of BU92747XXX. Upon completion of operation, MS\_EN is automatically set to "0".

When BU92747XXX has been set in the FIR mode, IrDA Module is changed to the FIR mode:

- 1. The IrDA PWDOWN and IrTX pins are set to "High (H)".
- 2. After about 200ns have elapsed, the IrDA PWDOWN pin is set to "Low (L)".
- 3. After about 200ns have elapsed, the IrTX pin is set to "Low (L)" for 200 $\mu s.$

When BU92747XXX has been set in the SIR/MIR mode, IrDA Module is changed to the SIR mode:

1. The IrDA PWDOWN pin is set to "High (H)" and the IrTX pin is set to "Low (L)".

- 2. After about 200ns have elapsed, the IrDA PWDOWN pin is set to "Low (L)".
- 3. After about 200ns have elapsed, the IrTX pin is set to "Low (L)" for 200µs.

(When TRCR3 and TRCR5 is set to "1" at the same time, TRCR5 takes precedence.)

# TRCR6: IrPD (IrDA POWER DOWN)

When this bit is set to "1", the IrDA PWDOWN pin is set to "Hi". When this bit is set to "0", the IrDA PWDOWN pin is set to "Lo". At system reset, this bit is set to "1". (When TRCR5 and TRCR6 is set to "1" at the same time, TRCR6 takes precedence.)

# TRCR7: M\_STA (MIR Start Flag times)

This bit controls start flag times in MIR mode. When this bit is set to "0", start flag is  $7E \times 2$  times (Default). When this bit is set to "1", start flag is  $7E \times 4$  times.

# TRCR8: RXPWD (RXD Power down)

When this bit is set to "1", the receive demodulation block is set to the power-down mode. Usually, RXPWD is set to "0".

#### TRCR9: TXPWD (TXD Power down)

When this bit is set to "1", the transmission demodulation block is set to the power-down mode. Usually, TXPWD is set to "0".

#### TRCR10: 1byteRead

This bit is effective in SIR mode. When this bit is set to "1", 1-byte received data is written to the FIFO LSB and "00" is written to the FIFO MSB, resulting in 16-bit data h00xx. (Data is written to the only FIFO LSB 8bits) When this bit is set to "0", 2-byte received data is written to the FIFO 16 bits.

# For 1byteRead="1"

FIFO write map	MSB	LSB
word 0 word 1	h'00	h'AA
	h'00	h'BB
	h'00	h'CC
	•	

#### For 1byteRead="0"

F

IFO write map	MSB	LSB
word 0 word 1	h'BB	h'AA
	h'DD	h'CC
	h'FF	h'EE
	•	•
		•

# TRCR11:AUTO\_FLV\_CP

AUTO\_FLV\_CP (Automation many windows receive mode) change register. TRCR13 (FLV\_CP) is processed by the automatic operation. The register of IER/EIR8, 9, and 12, FLV II, FLV III, and FLV IV becomes effective by setting "1" to this bit at the MIR, FIR mode.

# TRCR12: RX\_CON

When this bit is set to "1", the mode becomes many windows receive mode. In the MIR, FIR mode IER/EIR8.9.10 and FLV II register are available. In the SIR mode, FIFO pointer is increased by itself after EOF"C1" data is written FIFO LSB. At the same moment, "00" is written to FIFO MSB.

# TRCR13: FLV\_CP

This bit is effective in many windows receive mode (MIR and FIR). When this bit is set to "1", the data is copied from FLV to FLV II. After the action, this bit is set to "0" automatically.

# TRCR14 : TX\_CON

When this bit is set to "1", the mode becomes many windows transmit mode. Data frame begins to be transmitted in the condition of  $FLV \ge FTLV$ . FLV is data number written in FIFO, FTLV is data number transmitted. At the same moment, WRE\_EI that means the CPU is able to write next frame data is set to "1". The rotation of these actions enables to transmit many windows.

# TRCR15 : TX\_NUM

This bit is effective in the many windows transmit mode (TX\_CON=1).

When the frame begins to be transmitted in the many windows transmit mode, this bit is set to "1" at the same time automatically. This bit is reset when TX\_CON is set to "0".

# **●**FT: FIFO Trigger Level

The FTLV register sets the number of data items to be written to FIFO.

FTLV	/12	FTL	V11	FTL	<b>V</b> 10	FT	LV9	FTL	V8	FTL	.V7	FTL	V6	FTL	_V5	FTL	.V4	FTI	LV3	FT	LV2	FT	ĽV1	FT	LV0
									-									-				<b>-</b> F	TLV		

This register sets the number of transmission data items in a range from 0 to 5119. Set the number of transmission data items in this register before transmission.

# ●FLV: FIFO Level

The FLV register indicates the number of data items in FIFO.

FLV12	FLV <sup>2</sup>	11	FLV	′10	FL	_V9	۶L۱	/8	۶Ľ	V7	FLV	<i>'</i> 6	FL	V5	۶Ľ	<b>V</b> 4	FL	_V3	FI	_V2	FI	LV1	Fl	_V0
																					- F	LV		

This register indicates the number of data items stored in the FIFO buffer in a range from 0 to 5119. At the end of data transmission, FLV is automatically set to 0. (Because data writing by CPU takes place in units of even bytes, an even number (byte) is indicated during data transmission.)

# ●FLV II: FIFO Level

The FLV II register indicates the number of data items in FIFO.

FLV II 12	FLV II 11	FLV II 10	FLV II 9	FLV II 8	FLV II 7	FLV II 6	FLV II 5	FLV II 4	FLV II 3	FLV II 2	FLV II 1	FLV II 0
						L					<b>-</b> FIVΠ	

In the MIR and FIR many windows receive mode or AUTO\_FLV\_CP mode, the number of preceding frame data is indicated by any number from 0 to 5119.

In the many windows transmit mode, the number of transmitting frame data is indicated by any number from 0 to 5119.

# ●FLVIII: FIFO Level

The FLVIII register indicates the number of data items in FIFO.

FLVⅢ 12	FLV 11	′Ⅲ 1	FL\ 1	/Ⅲ 0	FL	VⅢ 9	FL	VⅢ 8	FL	VⅢ 7	FL\ (	/Ⅲ 6	FL	VⅢ 5	۶L۷	VⅢ 4	FL	VⅢ 3	F	LVⅢ 2	F	FLVⅢ 1	Fl	_∨Ⅲ 0
																					_			
																					- F	FLVⅢ		

When data exists in FLV II, FLV III indicates the number of data bytes of the following frames that do the reception completion in AUTO\_FLV\_CP mode.

# ●FLVIV: FIFO Level

The FLVIV register indicates the number of data items in FIFO.

FLVIV 12	FLVIV 11	FLVIV 10	FLVIV 9	FLVIV 8	FLVIV 7	FLVIV 6	FLVIV 5	FLVIV 4	FLVIV 3	FLVIV 2	FLVIV 1	FLVIV 0
											FIVIV	

When data exists in FLVIII, FLVIV indicates the number of data bytes of the following frames that do the reception completion in AUTO\_FLV\_CP mode.

# TRCR I : Transmit / Receive Control Register

TRCR II is a register that sets each environment of the transmission and the reception.

#### TRCR II 1 : TXE\_C\_CLR (TXE\_EI Counter Clear)

When this bit is set to "1", TXE\_EI Counter is cleared. After it clears, this bit is set to "0" automatically.

# TRCR II 2 : WRE\_C\_CLR (WRE\_EI Counter Clear)

When this bit is set to "1", WRE\_EI Counter is cleared. After it clears, this bit is set to "0" automatically.

# TXE\_C: TXE\_EI Counter

TXE\_C is a register that counts the generation frequency of TXE\_EI.

TXE_C8	TXE_C7	TXE_C6	TXE_C5	TXE_C4	TXE_C3	TXE_C2	TXE_C1	TXE_C0
								TXE C

TXE\_C is effective in many windows transmit mode.

The initial value is 0.

TXE\_C is initialized by TXE\_C\_CLR=1 or transmit / receive mode change.

# ●WRE\_C: WRE\_EI Counter

WRE\_C is a register that counts the generation frequency of WRE\_EI.

WRE	E_C8	WRE	_C7	WRE	_C6	WRE	E_C5	WRE	E_C4	WRE	E_C3	WRE	_C2	WR	E_C1	WRE	E_C0
																WRF	С

WRE\_C is effective in many windows transmit mode.

The initial value is 0.

WRE\_C is initialized by WRE\_C\_CLR=1 or transmit / receive mode change.

# ●Ir Remote Control Functional Description

The MCR register (MCR10:RC\_EN) set to "1" when Ir remote control function is used.

#### Serial 2- lines Interface

BU92747XXX is controlled by serial 2-lines slave interface. The address (slave address) is "1110111".

A7	A6	A5	A4	A3	A2	A1	W/R					
1	1	1	0	1	1	1	0/1					
	slave address											

#### TRANSFER

During "H" period of SCL, one data bit is transferred. The data on the SDA line must be stable during the HIGH period of the clock, as changes in the data line at this time will be interpreted as a control signal.



#### START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH to LOW transition of the data line, while the clock is HIGH is defined as the START (S) condition. A LOW to HIGH transition of the data line while the clock is HIGH is defined as the STOP (P) condition.



#### ACKNOWLEDGE

After the occurrence of START condition, each 8-bits has to be followed. A receiver must generate an acknowledgement by pulling down the SDA line after the reception of each byte. In this event the transmitter leaves the SDA line.



# **REGISTER WRITING PROTOCOL**

The following sentence is about writing protocol. After transmitting the slave address and WRITE command (first byte), the register address of BU92747XXX is transferred (second byte). The third byte is the register data of this register address (second byte). After the register data (third byte), it is possible to send the register data consecutively. The address is automatically increased. But the next register address becomes 00h when the register address becomes final address (3Fh). After finishing the transmission, the register address is increased.



#### REGISTER READING PROTOCOL

After the slave address and R/W bit are written, register data is read from the filowing byte. This data is the register data of the address which is followed the last access address. Subsequently, the register data of the increased address is read. But the following register address becomes 00h when the register address becomes final address. After the transmission is finished, the register address is incresed.



# COMPLEX PROTOCOL

If the repeated START condition is occurred after the register address is set, the register data of following address is read. Subsequently, the register data of the increased address is read. But the following register address becomes 00h when the register address becomes final address. After the transmission is finished, the register address is increased.



# ●Ir Remote Control Register Set

Address	Initial Value	R/W	D7	D6	D5	D4	D3	D2	D1	D0
00h	00h	R/W	-	-	Opm	Divs	Irqe	Inv1	Inv0	Pwr
01h	01h	R/W	-	-	Frmb	Frme		R	lpt	
02h	00h	R/W			- <u>r</u>	E	Base			
03h	01h	R/W	-	-	-	-	-	-	-	Clo1
04h	19h	R/W				(	Clo0			
05h	00h	R/W	-	-	-	-	-	-	-	Chi1
06h	8Fh	R/W				(	Chi 0			
07h	00h	R/W	-	-			F	llo1		
08h	ABh	R/W					HIo0			
09h	01h	R/W	-	-			F	lhi1		
0Ah	58h	R/W					Hhi0			
0Bh	00h	R/W	-	-			D	0lo1		
0Ch	14h	R/W				0	00100			
0Dh	00h	R/W	-	-			D	0hi1		
0Eh	14h	R/W				0	00hi0			
0Fh	00h	R/W	-	-			D	1lo1		
10h	14h	R/W				0	01lo0			
11h	00h	R/W	-	-			D	1hi1		
12h	3Ch	R/W				Γ	01hi0			
13h	00h	R/W	-	-			End	dLen1		
14h	14h	R/W				En	dLen0			
15h	20h	R/W				В	litLen			
16h	00h	R/W				Fri	mLen1			
17h	00h	R/W				Fri	mLen0			
18h	00h	R/W				(	Out0			
19h	00h	R/W				(	Out1			
1Ah	00h	R/W				(	Out2			
1Bh	00h	R/W				(	Out3			
1Ch	00h	R/W				(	Out4			
1Dh	00h	R/W				(	Out5			
1Eh	00h	R/W					Out6			
1Fh	00h	R/W					Out7			
20h	00h	R/W					Out8			
21h	00h	R/W					Out9			
22h	00h	R/W				C	Dut10			
23h	00h	R/W				C	Dut11			
24h	00h	R/W				C	Dut12			
25h	00h	R/W				C	Dut13			
26h	00h	R/W				C	Dut14			
27h	00h	R/W				C	Dut15			
28h	00h	W	-	-	-	-	-	-	-	Irqc
29h	00h	W	-	-	-	-	-	-	-	Send
2Ah	00h	W	-	-	-	-	-	-	-	Rst
2Bh	00h	R/W	-	-	-	-	-	-	-	Regs
2Ch~3Fh	-	-				Re	served			

# **ODESCRIPTION OF REGISTER FUNCTION**

Address 00h (Read/Write)

	Description	Initial value	Operation
D5 (Opm)	Selection of operational mode	0	<ul> <li>Operational mode</li> <li>0: When transmission buffer is null, interrupt is generated.</li> <li>1: When output register data is transmitted to transmission buffer, interrupt is generated.</li> </ul>
D4 (Divs)	Selection of divider	0	Divider in the system clock generator 0: Carrier divider. 1: Base clock divider. The system clock frequency is a reference of period setting for each part except carrier part (Clo, Chi).
D3 (Irqe)	Permission of interrupt	0	Interrupt mode 0: Mask Mode, <u>NIRQ</u> pin output "HIGH". 1: Permit Mode, NIRQ pin output "LOW" when this bit is "1" and the transmission buffer is null.
D2 (Inv1)	Data output period, reversal of Lo period (Data1)	0	Data1 output format 0: In Data1 output, Lo part follows carrier freq. 1: In Data1 output, carrier freq. follows Lo part.
D1 (Inv0)	Data output period, revered of Lo period (Data0)	0	Data0 output format 0: In Data0 output, Lo part follows carrier freq. 1: In Data0 output, carrier freq. follows Lo part.
D0 (Pwr)	Control of clock buffer	0	<ul> <li>Clock buffer (CLKI pin) power down control</li> <li>0: Power down to stop the internal clock. DOUT pin outputs "LOW" and NIRQ pin outputs "HIGH".</li> <li>1: Power up.</li> </ul>

# Address 01h (Read/Write)

	Description	Initial value	Operation
D5 (Frmb)	Base of frame interval	0	Base of frame interval 0: A start of header is selected as base of frame interval. 1: Ah end of End parts selected as base of frame interval. Frame interval (FrmLen) sets up a time from base of frame interval to the following start of header.
D4 (Frme)	Control of frame interval	0	<ul><li>Frame interval</li><li>0: Disable</li><li>1: Enable, It enables the time interval to set from the current transmission data to the next data.</li></ul>
D3-D0 (Rpt)	Repetition times	1h	IrRC (or IrTX) output times control The setting value of this register is the repetition times (When Rpt=0h, the repetition times is 16). In case of setting this register, set Frme and FrmLen.

# Address 02h (Read/Write)

	Description	Initial value	Operation
D7-D0 (Base)	Base clock frequency dividing	00h	Base clock frequency control (Base clock cycle) = 1/ (XIN input freq.÷3) [Sec] (Base=00h), (Base clock cycle) = (2×Base) / (XIN input freq.÷3) [sec] (except for above).

Address 03h (Read/Write)

	Description	Initial value	Operation
D0 (Clo1)	Period of carrier Lo (MSB)	1	Carrier "Lo" (Clo) period control with Clo0

Address 04h (Read/Write)

	Description	Initial value	Operation
D7-D0	Period of carrier Lo	19h	Carrier "Lo" (Clo) period control with Clo1
(Clo0)	(Lower 8 bit)		(Period of carrier lo) = $(2^8 \times Clo1 + Clo0) / (XIN input freq. ÷ 3) [Sec]$

Address 05h (Read/Write)

	Description	Initial value	Operation
D0 (Chi1)	Period of carrier Hi (MSB)	0	Carrier "Hi" (Chi) period control with Chi0

Address 06h (Read/Write)

	Description	Initial value	Operation			
D7-D0 (Chi0)	Period of carrier Hi (Lower 8 bit)	8Fh	Carrier "Hi" (Chi) period control with Chi1 (Period of carrier Hi) = (2 <sup>8</sup> xChi1+Chi0) / (XIN input freq.÷3) [Sec]			
• (System	• (System clock freq.) = 1 / (Period of carrier Lo + Period of carrier Hi) [Hz] (Divs = 0)					
• (System clock freq.) = 1 / (Base clock cycle) [Hz] (Divs = 1)						

Address 07h (Read/Write)

	Description	Initial value	Operation
D5-D0 (Hlo1)	Period of header Lo part (Upper 6bit)	00h	Header "Lo" (Hlo) period control with Hlo0

Address 08h (Read/Write)

		Description	Initial value	Operation
D'	7-D0	Period of header Lo part	ABh	Header "Lo" (Hlo) period control with Hlo1
(H	Hlo0)	(Lower 8 bit)		(Period of header Lo) = (2 <sup>8</sup> x Hlo1+Hlo0) / (system clock freq.) [Sec]

# Address 09h (Read/Write)

	Description	Initial value	Operation
D5-D0 (Hhi1)	Period of header Hi part (Upper 6bit)	01h	Header "Hi" (Hhi) period control with Hhi0

#### Address 0Ah (Read/Write)

	Description	Initial value	Operation
D7-D0	Period of header Hi part	58h	Header "Hi" (Hhi) period control with Hhi1
(Hhi0)	(Lower 8 bit)		(Period of header Hi) = (2 <sup>8</sup> x Hhi1+Hhi0) / (system clock freq.) [Sec]

# Address 0Bh (Read/Write)

	Description	Initial value	Operation
D5-D0 (D0lo1)	Period of Data0 Lo part (Upper 6bit)	00h	Data0 "Lo" (D0lo) period control with D0lo0

# Address 0Ch (Read/Write)

	Description	Initial value	Operation
D7-D0	Period of Data0 Lo part	14h	Data0 "Lo" (D0lo) period control with D0lo1
(D0lo0)	(Lower 8 bit)		(Period of Data0 lo) = (2 <sup>8</sup> x D0lo1+D0lo0) / (system clock freq.) [sec]

# Address 0Dh (Read/Write)

	Description	Initial value	Operation
D5-D0 (D0hi1)	Period of Data0 Hi part (Upper 6bit)	00h	Data0 "Hi" (D0hi) period control with D0hi0

# Address 0Eh (Read/Write)

	Description	Initial value	Operation
D7-D0	Period of Data0 Hi part	14h	Data0 "Hi" (D0hi) period control with D0hi1
(D0hi0)	(Lower 8 bit)		(Period of Data0 lo) = (2 <sup>8</sup> x D0hi1+D0hi0) / (system clock freq.) [sec]

# Address 0Fh (Read/Write)

	Description	Initial value	Operation
D5-D0 (D1lo1)	Period of Data1 Lo part (Upper 6bit)	00h	Data1 "Lo" (D1lo) period control with D1lo0

#### Address10h (Read/Write)

	Description	Initial value	Operation
D7-D0 (D1lo0)	Period of Data1 Lo part (Lower 8 bit)	14h	Data1 "Lo" (D1lo) period control with D1lo1 (Period of Data1 Lo) = (2 <sup>8</sup> x D1lo1+D1lo0) / (system clock freq.) [sec]

# Address 11h (Read/Write)

	Description	Initial value	Operation
D5-D0 (D1hi1)	Period of Data1 Hi part (Upper 6bit)	00h	Data1 "Hi" (D1hi) period control with D1hi1

# Address 12h (Read/Write)

	Description	Initial value	Operation
D7-D0	Period of Data1 Hi part	3Ch	Data 1 "Hi" (D1hi) period control with D1hi0
(D1hi0)	(Lower 8 bit)		(Period of Data1 Hi)=(2 <sup>8</sup> x D1hi1+D1hi0)/(system clock freq.) [sec]

# Address13h (Read/Write)

		Description	Initial value	Operation
(E	D5-D0 ndLen1)	Period of End part (Upper 6bit)	00h	End period control with EndLen0

# Address 14h (Read/Write)

	Description	Initial value	Operation
D7-D0 (EndLen0)	Period of End part (Lower 8 bit)	14h	End period control with EndLen1 (Period of End) = (2 <sup>8</sup> x EndLen1+EndLen0) / (system clock freq.) [sec]

# Address 15h (Read/Write)

	Description	Initial value	Operation
D7-D0 (BitLen)	Output bit length of data part	20h	Output bit length of data part control The output data is transferred from Out0 with LSB first. When BitLen=00h, there are no data parts.

#### Address16h (Read/Write)

	Description	Initial value	Operation
D7-D0 (FrmLen1)	Frame interval (Upper 8bit)	00h	Frame interval control with FrmLen0

#### Address 17h (Read/Write)

	Description	Initial value	Operation
D7-D0 (FrmLen0)	Frame interval (Lower 8 bit)	00h	Frame interval control with FrmLen1 (Frame interval)=(2 <sup>8</sup> x FrmLen1+FrmLen0)/(system clock frequency) [sec] When the frame interval is controlled, the frame interval must be set more than the following value: (Hhi+Hlo)+max{(D0hi+D0lo), (D1hi+D1ho)}×(BitLen)+(EndLen)+4 (The max function returns the greater one in the brace.)

#### Address 18h (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out0)	Output data	00h	Output data of Out0 The output data is transferred from Out0 with LSB first. Setting data bit "1": Output Data1 (from IrRC or IrTX pin) Setting data bit "0": Output Data0 (from IrRC or IrTX pin)

#### Address 19h (Read/Write)

 1			
	Description	Initial value	Operation
D7-D0 (Out1)	Output data	00h	Output data of Out1

# Address 1Ah (Read/Write)

		Description	Initial value	Operation
ſ	D7-D0 (Out2)	Output data	00h	Output data of Out2

# Address 1Bh (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out3)	Output data	00h	Output data of Out3

# Address 1Ch (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out4)	Output data	00h	Output data of Out4

# Address 1Dh (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out5)	Output data	00h	Output data of Out5

#### Address 1Eh (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out6)	Output data	00h	Output data of Out6

#### Address 1Fh (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out7)	Output data	00h	Output data of Out7

#### Address 20h (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out8)	Output data	00h	Output data of Out8

#### Address 21h (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out9)	Output data	00h	Output data of Out9

# Address 22h (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out10)	Output data	00h	Output data of Out10

# Address 23h (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out11)	Output data	00h	Output data of Out11

# Address 24h (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out12)	Output data	00h	Output data of Out12

# Address 25h (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out13)	Output data	00h	Output data of Out13

# Address 26h (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out14)	Output data	00h	Output data of Out14

#### Address 27h (Read/Write)

	Description	Initial value	Operation
D7-D0 (Out15)	Output data	00h	Output data of Out15

#### Address 28h (Write)

	Description	Initial value	Operation
D0 (Irqc)	Clear the internal interrupt	0	1: The internal interrupt is cleared.

#### Address 29h (Write)

	Description	Initial value	Operation
D0 (Send)	Start the transmission	0	1: The register setting is forwarded to the transmission buffer, and the transmission starts in the IrRC (or IrTX) pin. After forwarding to the transmission buffer, this bit is set "0". At the same time, the internal interrupt is cleared.

Address 2Ah (Write)

	Description	Initial value	Operation
D0 (Rst)	Remote control Reset	0	0: Normal operation 1: Reset. When the condition of serial bus is STOP, this bit is set "0". The operation of this bit must not do with the operation of another address. This operation must be realized by accessing only this address on a sequence of the data transmission of serial (from START condition to STOP condition).

Address 2Bh (Write)

	Description	Initial value	Operation
DO (Regs)	Selection of forwarding to transmission buffer	0	<ul> <li>Transmitting from output data register to transmission buffer only once or repeatedly</li> <li>0: 128 bits data in Out0~Out15 is forwarded to transmission buffer only once. Then data bit length that is specified by BitLen is outputted to IrRC (or IrTX), and End part is outputted to IrRC (or IrTX) pin.</li> <li>1: It is repeated that 128 bits data in Out0~Out15 is forwarded to transmission buffer. After 128 bits data of transmission buffer is outputted to IrRC (or IrTX), 128 bits data of Out0~Out15 is forwarded to transmission buffer. After 128 bits data of Out0~Out15 is forwarded to transmission buffer and the data of transmission buffer is outputted to IrRC (or IrTX), again.</li> </ul>

Address 2Ch-3Fh

Reserved.

# **OINTERRUPT FUNCTION**



When transmission buffer is null, internal interrupt is generated.

After the reset is canceled, transmission buffer becomes null.

When Send bit is set to "1", the setting data is forwarded to the transmission buffer, and starts the transmission in IrRC (or IrTX) pin.

When the data is forward to the transmission buffer, the interrupt is cleared.

Also, when Irqc bit is set "1", the interrupt is cleared. When Irqc bit is set "1",  $\overline{NRQ}$  pin outputs the interrupt condition because the internal interrupt is permitted. When Irqe bit is set "0",  $\overline{NRQ}$  pin outputs "HIGH" because the internal interrupt is masked.

Opm=1



With forwarding value of output data register to the transmission buffer, it is enabled to update the output data register. Therefore internal interrupt is generated (refer (a) in the figure).

- Regs bit sets "0": if Send bit sets "1", the value of output data register is forwarded to the transmission buffer and internal interrupt is generated.
- Regs bit sets "1": If Send bit sets "1", the value of output data register is forwarded to the transmission buffer and internal interrupt factor is generated. Afterward, the value of output data register is forwarded to the transmission buffer when the last bit of transmission buffer is outputted. As often as this transmission is finished, internal interrupt is generated.

Afterward, finished End part output, interrupt is generated (refer  $\bigcirc$  in the figure).

When Irqc bit sets "1", interrupt is cleared (refer (b) and (d) in the figure).

When Irqe bit sets "1", internal interrupt is permitted. Therefore with generating the internal interrupt, NIRQ pin outputs "LOW" (refer (a) and (c) in the figure).

When Irqe bit sets "0", NIRQ pin fixes "HIGH" (refer e) in the figure).

# **•**SETTIG MORE THAN 128BITS DATA



This is an example that data length of one frame is 386 bits.

- a. Register setting is Irqe=1, i.e. it is permitted interrupt, Regs=1, i.e. it is repeated to forward output data register to transmission buffer, and Out0~15=Data\_a, i.e. it is set output data register to Data\_a as transmission data. Then to set Send=1, the transmission is started.
- b. After the transmission is started, Out0~15 is forwarded to transmission buffer. Then, interrupt is generated (NIRQ="LOW"), and it is informed to update Out0~15.
- c. After Irqc=1, i.e. it is cleared internal interrupt, Out0~15 set to Data\_b.
- d. After header part output is finished, Data\_a in transmission buffer is outputted from IrRC(or IrTx) pin.
- e. When the last bit of Data\_a is outputted, Data\_b in Out0~15 is forwarded to transmission buffer. Then interrupt is generated, and it is informed to update Out0~15.
- f. After Data\_a output is finished, Data\_b in transmission buffer is outputted to IrRC (or IrTx) pin.
- g. After internal interrupt is cleared, Out0~15 set to Data\_c.
- h. When the last bit of Data\_b is outputted, Data\_c in Out0~15 is forwarded to transmission buffer. Then interrupt is generated, and it is informed to update Out0~15.
- i. After Data\_b output is finished, Data\_c of transmission buffer is outputted to IrRC (or IrTx) pin.
- j. Internal interrupt is cleared. Then register setting is Regs=0, i.e. it is to forwarded output data register to transmission buffer once, and BitLen=02h, i.e. data bit length is 2bits.
- k. When the last bit of Data\_c is outputted, Data\_d in Out0~15 is forwarded to transmission buffer. Then interrupt is generated. For Regs=0 and BitLen=02h, finished Data\_c output, next output is 2bits of Data\_d.
- I. After Data\_b output is finished, 2bits of Data\_d in transmission buffer is outputted to IrRC (or ITtx) pin, then End
- m. A sequence of sending is finished, and then interrupt is generated.

To repeat above e-g, it is enabled to send more than 128 bits data length.

- Note 1 When it is sent the data of more than 128 bits, if data output is sent several times in the way to set Rpt register, the frame output after the 2<sup>nd</sup> frame output is different from the 1<sup>st</sup> frame output. In the above example, if Rpt=2, the 2<sup>nd</sup> frame output is "Header + 2bits in Data\_d + End part". If 1<sup>st</sup> frame output is repeated. After 1<sup>st</sup> frame output is finished, it needs to re-set Reg=1 and Out0-15.
- Note 2 When start of header is selected as base of frame interval (Frmb=0), It is the possibility that the time to send a series of data from header to End part is out of the FrmLen's range. To avoid such a case, end of End part as base of frame interval is selected (Frmb=1).

# OUTPUT FORMAT



Desister nome	Register setting	Time		Que ditier	
Register name	Initial value	Initial value	unit	Condition	
Base	00h	0.0625	μs	XIN=48MHz	
Clo1, Clo0	1h, 19h	17.56	μs	XIN=48MHz	
Chi1, Chi0	0h, 8Fh	8.94	μs	XIN=48MHz	
HIo1, HIo0	00h, ABh	4.5	ms	carrier frequency=37.9kHz, Divs=0	
Hhi1, Hhi0	01h, 58h	9.1	ms	carrier frequency=37.9kHz, Divs=0	
D0lo1, D0lo0	00h, 14h	530	μs	carrier frequency=37.9kHz, Divs=0	
D0hi1, D0hi0	00h, 14h	530	μs	carrier frequency=37.9kHz, Divs=0	
D1lo1, D1lo0	00h, 14h	530	μs	carrier frequency=37.9kHz, Divs=0	
D1hi1, D1hi0	00h, 3Ch	1590	μs	carrier frequency=37.9kHz, Divs=0	
EndLen1,EndLen0	00h, 14h	530	μs	carrier frequency=37.9kHz, Divs=0	
BitLen	20h	32	bit		
FrmLen1, FrmLen0	00h, 00h	0	μs	carrier frequency=37.9kHz, Divs=0	

# **INITIAL VALUE OF REGISTER**

# RANGE OF REGISTER SETTING (Divs=0)

Register name	The enabl registe	e range of r setting	Ti (XIN=4	Condition	
	min	max	min	max	
Base	00h	FFh	0.0625	31.875	μS
Clo1, Clo0	0h, 01h	1h, FFh	0.0625	31.938	μS
Chi1, Chi0	0h, 01h	1h, FFh	0.0625	31.938	μS
HIo1, HIo0	00h, 00h,	3Fh, FFh	0	16383	carrier cycle
Hhi1, Hhi0	00h, 00h,	3Fh, FFh	0	16383	carrier cycle
D0lo1, D0lo0	00h, 01h,	3Fh, FFh	1	16383	carrier cycle
D0hi1, D0hi0	00h, 01h,	3Fh, FFh	1	16383	carrier cycle
D1lo1, D1lo0	00h, 01h,	3Fh, FFh	1	16383	carrier cycle
D1hi1, D1hi0	00h, 01h,	3Fh, FFh	1	16383	carrier cycle
EndLen1,EndLen0	00h, 01h,	3Fh, FFh	0	16383	carrier cycle
BitLen	00h	80h	0	128	bit
FrmLen1, FrmLen0	1	FFh, FFh	1	65535	carrier cycle

\*\*Don't set the data that is out of the range in these registers, because it doesn't guarantee the operation.
① applies the following expression: (Hhi+Hlo)+max{(D0hi+D0lo), (D1hi+D1ho)}×(Bit Len)+(End Len)+4 (Frmb=0),4 (Frmb=1)

# Operational Notes

# 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

#### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

#### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

#### 5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

#### 6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

#### 7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

#### 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

#### 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

# 11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

# 12. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.

# Ordering Information



#### Physical Dimension Tape and Reel Information

# VBGA048W040



#### VQFP48C



# Marking Diagram



# Revision History

Date	Revision	Changes
24.Jun.2015	001	New Release

# Notice

# Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment <sup>(Note 1)</sup>, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

,	1 1		
JAPAN	USA	EU	CHINA
CLASSⅢ		CLASS II b	
CLASSⅣ	CLASSII	CLASSⅢ	CLASSII

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [C] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

# Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

# **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

QR code printed on ROHM Products label is for ROHM's internal use only.

#### Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

#### Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

# **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.



# BU92747GUW - Web Page

**Distribution Inventory** 

Part Number	BU92747GUW
Package	VBGA048W040
Unit Quantity	2500
Minimum Package Quantity	2500
Packing Type	Taping
Constitution Materials List	inquiry
RoHS	Yes