

NPN Epitaxial Planar Transistor

BU941ZE3

BV_{CEO}	350V
I_C	15A
$R_{CESAT(MAX)}$	0.18 Ω


Features

- High BV_{CEO}
- Low $V_{CE(SAT)}$
- High current capability
- Built-in clamping zener
- Pb-free lead plating package


Applications

- High ruggedness electronic ignitions

Equivalent Circuit



Outline





Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V _{CBO}	350	V
Collector-Emitter Voltage	V _{CEO}	350	V
Emitter-Base Voltage	V _{EBO}	5	V
Collector Current	I _{C(DC)}	15	A
	I _{C(Pulse)}	30 *1	
Base Current	I _{B(DC)}	1	A
	I _{B(Pulse)}	5 *1	
Power Dissipation	Pd(T _A =25°C)	2	W
	Pd(T _C =25°C)	150	
Thermal Resistance, Junction to Ambient	R _{θJA}	75	°C/W
Thermal Resistance, Junction to Case	R _{θJC}	1	°C/W
Junction Temperature	T _j	175	°C
Storage Temperature	T _{stg}	-65~+175	°C

Note : *1. Single Pulse Pw=10ms

Characteristics (Ta=25°C)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV _{CBO}	350	-	-	V	I _C =1mA, I _E =0
BV _{CEO}	350	-	-	V	I _C =100mA, I _B =0
I _{CEO}	-	-	100	μA	V _{CE} =300V, I _E =0
I _{CBO}	-	-	100	μA	V _{CB} =300V, I _E =0
I _{EBO}	-	-	20	mA	V _{EB} =5V, I _C =0
*V _{CE(sat)} 1	-	-	1.8	V	I _C =8A, I _B =100mA
*V _{CE(sat)} 2	-	-	1.8	V	I _C =10A, I _B =250mA
*V _{BE(sat)} 1	-	-	2.2	V	I _C =8A, I _B =100mA
*V _{BE(sat)} 2	-	-	2.5	V	I _C =10A, I _B =250mA
*V _{FEC}	-	-	2.5	V	I _C =10A
*h _{FE} 1	300	-	-	-	V _{CE} =10V, I _C =5A
*h _{FE} 2	100	-	-	-	V _{CE} =10V, I _C =8A


*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

Ordering Information


Device	Package	Shipping
BU941ZE3	TO-220 (Pb-free lead plating)	50 pcs / tube, 20 tubes/ box , 4 boxes/carton

Characteristic Curves


Current Gain vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Built-in Diode Forward Characteristics



Power Derating Curve




Power Derating Curve



Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow


Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T _{s min})	100°C	150°C
-Temperature Max(T _{s max})	150°C	200°C
-Time(t _{s min} to t _{s max})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

TO-220 Dimension



3-Lead TO-220 Plastic Package
 CYStek Package Code: E3

Style: Pin 1.Base 2.Collector 3.Emitter
 4.Collector

*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1972	0.2949	5.01	7.49	I	*0.1535		*3.90	
B	0.3539	0.3657	8.99	9.29	K	0.0280	0.0378	0.71	0.96
C	0.1661	0.1961	4.22	4.98	M	0.0441	0.0551	1.12	1.40
D	0.0449	0.0547	1.14	1.39	N	*0.1000		*2.54	
E	0.0130	0.0236	0.33	0.60	O	0.5000	0.5756	12.70	14.62
G	0.3803	0.4102	9.66	10.42	P	0.5701	0.6248	14.48	15.87
H	*0.6398		*16.25						

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.