# **BUK7210-55B**

# N-channel TrenchMOS standard level FET

Rev. 01 — 11 December 2008

**Product data sheet** 

### 1. Product profile

### 1.1 General description

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

#### 1.2 Features and benefits

- 185 °C rated
- Q101 compliant

- Standard level compatible
- Very low on-state resistance

### 1.3 Applications

- 12 V and 24 V loads
- Automotive systems

- General purpose power switching
- Motors, lamps and solenoids

#### 1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{DS}$	drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 185 \text{ °C}$		-	-	55	V
I <sub>D</sub>	drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 25 \text{ °C};$ see <u>Figure 1</u> ; see <u>Figure 3</u> ;	[1]	-	-	75	Α
Static ch	naracteristics						
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS}$ = 10 V; $I_D$ = 25 A; $T_j$ = 25 °C; see <u>Figure 10</u> ; see <u>Figure 9</u>		-	8.5	10	mΩ
Avalanc	he ruggedness						
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$I_D$ = 75 A; $V_{sup} \le 55$ V; $R_{GS} = 50 \Omega$ ; $V_{GS} = 10$ V; $T_{j(init)} = 25$ °C; unclamped inductive load		-	-	173	mJ

<sup>[1]</sup> Continuous current is limited by package.



2 of 14

## **Pinning information**

Table 2. **Pinning information** 

Pin	Symbol	Description		Simplified outline	Graphic symbol
1	G	gate			
2	D	drain	[1]	mb	D
3	S	source			$G \longrightarrow \overline{A}$
mb	D	mounting base; connected to drain		1 3	mbb076 S
				SOT428 (SC-63; DPAK)	

[1] It is not possible to make connection to pin 2 of the SOT428 package.

## **Ordering information**

**Ordering information** Table 3.

Type number	Package		
	Name	Description	Version
BUK7210-55B	SC-63; DPAK	plastic single-ended surface-mounted package (DPAK); 3 leads (one lead cropped)	SOT428

3 of 14

## **Limiting values**

Table 4. **Limiting values** 


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{DS}$	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 185 °C		-	55	V
$V_{DGR}$	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$ ; 25 °C ≤ $T_j \le 185$ °C		-	55	V
$V_{GS}$	gate-source voltage			-20	20	V
$I_D$	drain current	T <sub>mb</sub> = 25 °C; V <sub>GS</sub> = 10 V; see <u>Figure 1</u> ; see <u>Figure 3</u> ;	[1]	-	89.6	Α
		T <sub>mb</sub> = 100 °C; V <sub>GS</sub> = 10 V; see <u>Figure 1</u>		-	65.5	Α
		$T_{mb}$ = 25 °C; $V_{GS}$ = 10 V; see <u>Figure 1</u> ; see <u>Figure 3</u> ;	[2]	-	75	Α
I <sub>DM</sub>	peak drain current	$T_{mb}$ = 25 °C; $t_p \le 10 \mu s$ ; pulsed		-	335	Α
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>		-	167	W
T <sub>stg</sub>	storage temperature			-55	185	°C
Tj	junction temperature			-55	185	°C
Source-dra	ain diode					
Is	source current	$T_{mb} = 25  ^{\circ}C;$	[2]	-	75	Α
		T <sub>mb</sub> = 25 °C;	[3]	-	89.6	Α
I <sub>SM</sub>	peak source current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{mb} = 25 \ ^{\circ}C$		-	335	Α
Avalanche	ruggedness					
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$I_D$ = 75 A; $V_{sup} \le$ 55 V; $R_{GS}$ = 50 $\Omega$ ; $V_{GS}$ = 10 V; $T_{j(init)}$ = 25 °C; unclamped inductive load		-	173	mJ

<sup>[1]</sup> Current is limited by power dissipation chip rating.

Continuous current is limited by package.

<sup>[3]</sup> Current is limited by power dissipation chip rating.



Normalized continuous drain current as a function of mounting base temperature





Fig 2. Normalized total power dissipation as a function of mounting base temperature



 $T_{mb} = 25 \,^{\circ}C; I_{DM}$  is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

5 of 14

### N-channel TrenchMOS standard level FET

### Thermal characteristics

**Thermal characteristics** Table 5.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	0.95	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	Mounted on a printed circuit board; vertical in still air.; minimum footprint	-	75	-	K/W




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

### 6. Characteristics

Table 6. Characteristics

Table 6.	Characteristics	A 11/1				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
$V_{(BR)DSS}$	drain-source	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	55	-	-	V
	breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 °C$	50	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ ; $T_j = 175 \text{ °C}$ ; see Figure 7	-	1.75	-	V
		$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ ; $T_j = 25 \text{ °C}$ ; see Figure 7; see Figure 8	2	3	4	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 185 °C; see Figure 7	0.9	-	-	V
		$I_D = 1$ mA; $V_{DS} = V_{GS}$ ; $T_j = -40$ °C; see Figure 7	-	2.8	-	V
		$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ ; $T_j = -55 \text{ °C}$ ; see Figure 7	-	-	4.4	V
DSS	drain leakage current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$	-	1.5	500	μΑ
		$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 125 \text{ °C}$	-	0.1	90	μΑ
		$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.02	1	μΑ
		$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 185 \text{ °C}$	-	3	800	μΑ
lgss	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 20 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nΑ
		$V_{DS} = 0 \text{ V}; V_{GS} = -20 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 185 ^{\circ}\text{C}; \text{ see}$ <u>Figure 9</u>	-	-	20.8	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ °C}; \text{ see}$ Figure 10; see Figure 9	-	8.5	10	mΩ
Dynamic	characteristics					
$Q_{G(tot)}$	total gate charge	$I_D = 25 \text{ A}; V_{DS} = 44 \text{ V}; V_{GS} = 10 \text{ V};$	-	35	-	nC
$Q_{GS}$	gate-source charge	$T_j = 25$ °C; see <u>Figure 12</u> ; see <u>Figure 13</u>	-	9	-	nC
$Q_{GD}$	gate-drain charge		-	12	-	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	1840	2453	pF
C <sub>oss</sub>	output capacitance	T <sub>j</sub> = 25 °C; see <u>Figure 14</u>	-	379	455	pF
C <sub>rss</sub>	reverse transfer capacitance		-	165	226	pF
d(on)	turn-on delay time	$V_{DS} = 25 \text{ V}; R_L = 1.2 \Omega; V_{GS} = 10 \text{ V};$	-	18	-	ns
·r	rise time	$R_{G(ext)} = 10 \Omega$ ; $T_j = 25 °C$	-	91	-	ns
d(off)	turn-off delay time		-	48	-	ns
if	fall time		-	45	-	ns
L <sub>D</sub>	internal drain inductance	measured from drain to center of die; $T_i = 25 ^{\circ}\text{C}$	-	2.5	-	nΗ
L <sub>S</sub>	internal source inductance	measured from source lead to source bond pad; T <sub>j</sub> = 25 °C	-	7.5	-	nΗ

Table 6. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Source-di	rain diode					
V <sub>SD</sub>	source-drain voltage	$I_S = 18 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 150 \text{ °C}$	-	0.76	-	V
		$I_S = 18 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 175 ^{\circ}\text{C}$	-	0.74	-	V
		$I_S = 18 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 100 \text{ °C}$	-	0.8	-	V
		$I_S$ = 18 A; $V_{GS}$ = 0 V; $T_j$ = 25 °C; see Figure 11	-	0.85	1.2	V
		I <sub>S</sub> = 18 A; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 125 °C	-	0.78	-	V
		$I_S$ = 18 A; $V_{GS}$ = 0 V; $T_j$ = 185 °C; see Figure 11	-	0.73	-	V
t <sub>rr</sub>	reverse recovery time	$I_S = 20 \text{ A}$ ; $dI_S/dt = -100 \text{ A/}\mu\text{s}$ ; $V_{GS} = -10 \text{ V}$ ;	-	67	-	ns
Q <sub>r</sub>	recovered charge	$V_{DS} = 30 \text{ V; } T_j = 25 \text{ °C}$	-	65	-	nC




Fig 5. Transfer characteristics: drain current as a function of gate-source voltage; typical values






Fig 6. Drain-source on-state resistance as a function

of gate-source voltage; typical values.



 $I_D = 1 \, mA; V_{DS} = V_{GS}$ 

Gate-source threshold voltage as a function of junction temperature



$$T_{j} = 25 \,^{\circ}C; V_{DS} = 5V$$

Sub-threshold drain current as a function of Fig 8. gate-source voltage







Fig 9. Normalized drain-source on-state resistance factor as a function of junction temperature



$$T_i = 25 \,^{\circ}C$$

Fig 10. Drain-source on-state resistance as a function of drain current; typical values

8 of 14




Fig 11. Source current as a function of source-drain voltage; typical values

 $V_{GS} = 0 V$ 




Fig 12. Gate charge waveform definitions






Fig 13. Gate-source voltage as a function of gate charge; typical values



 $V_{GS} = 0V; f = 1MHz$ 

Fig 14. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values



## 7. Package outline




Fig 16. Package outline SOT428 (DPAK)

BUK7210-55B\_1 © NXP B.V. 2008. All rights reserved.

BUK7210-55B

12 of 14

### N-channel TrenchMOS standard level FET

## **Revision history**

#### Table 7. **Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK7210-55B_1	20081211	Product data sheet	-	-

### Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions"
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product [3] status information is available on the Internet at URL http://www.nxp.com.

#### **Definitions** 9.2

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 **Disclaimers**

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### **Trademarks** 9.4

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13 of 14

TrenchMOS — is a trademark of NXP B.V.

### 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 11. Contents

1	Product profile
1.1	General description1
1.2	Features and benefits1
1.3	Applications
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics6
7	Package outline
8	Revision history12
9	Legal information13
9.1	Data sheet status
9.2	Definitions13
9.3	Disclaimers
9.4	Trademarks13
10	Contact information 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 11 December 2008 Document identifier: BUK7210-55B\_1

