

Device Features

- Integrate AMP1 + DSA + AMP2 Functionality
- 50-6000MHz Broadband Performance
- Wide VDD Range
AMP1 & AMP2 : 3.3V to 5.25V
DSA : 2.7V to 5.5V
- Low current : 166mA @ 5V, 96mA @ 3.3V
- High Gain
38.2dB @ 1.9GHz, 34.8dB @ 3.5GHz (VDD=5V)
37.3dB @ 1.9GHz, 33.4dB @ 3.5GHz (VDD=3.3V)
- High OP1dB
21.6dBm @ 1.9GHz, 20.7dBm @ 3.5GHz (VDD=5V)
18.6dBm @ 1.9GHz, 17.4dBm @ 3.5GHz (VDD=3.3V)
- High OIP3
36.8dBm @ 1.9GHz, 36.6dBm @ 3.5GHz (VDD=5V)
34.1dBm @ 1.9GHz, 34.4dBm @ 3.5GHz (VDD=3.3V)
- Excellent Noise Figure
1.3dB @ 1.9GHz, 1.5dB @ 3.5GHz (ATT=0dB)
2.9dB @ 1.9GHz, 4.2dB @ 3.5GHz (ATT=15.75dB)
- Attenuation Range : Up to 31.75dB / 0.25dB step
- Safe attenuation state transitions
- Excellent attenuation accuracy
 $\pm(0.25 + 3\% \times \text{ATT})$ @ 1.9 GHz
 $\pm(0.25 + 5\% \times \text{ATT})$ @ 3.5 GHz
- Programming modes
Serial mode only to minimize Control line
- 3bit Addressable function
LE/SI(DATA)/CLK can be shared up to 8EA Chips
- Lead-free/RoHS2-compliant 32-lead 5mm x 5mm x 0.9mm QFN SMT package



Product Description


The BVA2761 is a high performance, digitally controlled variable gain amplifier (DVGA) operating from 50MHz to 6GHz.

The BVA2761 integrates a high performance digital step attenuator (DSA) and two high linearity, broadband gain block amplifier operating voltage 3.3V to 5.25V DC within enable control using the small package (5x5mm QFN package).

Both DSA and gain block amplifiers in BVA2761 are internally matched to 50 Ohms and It is easy to use with minimum external matching components required.

The BVA2761 can control 7bit attenuation to 0.25dB step up to 31.75dB and initialize to the maximum attenuation setting on power-up until next programming word is inputted. In addition, Internal DSA has a 3-bit addressable function, so it can share up to 8 DSA's Latch Enable(LE), DATA and CLOCK(CLK) pin. This has the advantage of reducing the number of IO pins when using multiple DSA or DVGA chip with addressable function.

The BVA2761 is targeted for use in wireless infrastructure, point-to-point, or can be used for any general purpose wireless application.



32-lead 5mm x 5mm x 0.9mm QFN

Figure 1. Package Type




Figure 2. Functional Block Diagram

Application

- 5G/4G/3G Wireless infrastructure and other high performance RF application
- Microwave and Satellite Radio
- General purpose Wireless

High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Table 1. Electrical Specifications¹ @ VDD = 5V

Parameter		Condition	Min	Typ	Max	Unit
Operational Frequency Range			50		6000	MHz
Gain ²		ATT= 0dB @ 3500MHz		34.8		dB
Attenuation Control range		0.25dB Step		0 - 31.75		dB
Attenuation Step				0.25		dB
Attenuation Accuracy	0.05GHz - 1GHz	Any bit or bit combination			±(0.25 + 2% of ATT setting)	dB
	1GHz - 2GHz				±(0.25 + 3% of ATT setting)	
	2GHz - 3GHz				±(0.25 + 3% of ATT setting)	
	3GHz - 4GHz				±(0.25 + 5% of ATT setting)	
	4GHz - 5GHz				±(0.25 + 5% of ATT setting)	
	5GHz - 6GHz				±(0.25 + 5% of ATT setting)	
Input Return loss	0.05GHz - 2GHz	ATT = 0dB	-9	-15		dB
	2GHz - 4GHz		-10	-13		
	4GHz - 6GHz		-12	-16		
Output Return loss	0.05GHz - 2GHz	ATT = 0dB	-10	-15		dB
	2GHz - 4GHz		-10	-12		
	4GHz - 6GHz		-8	-11		
Output Power for 1dB Compression		ATT = 0dB @ 3500MHz		20.7		dBm
Output Third Order Intercept Point ³		ATT = 0dB @ 3500MHz		36.6		dBm
Noise Figure		ATT = 0dB @ 3500MHz		1.5		dB
DSA Switching time		50% CTRL to 90% or 10% RF		500	800	ns
AMP Switching time		50% CTRL to 90% or 10% RF		150		ns
Maximum Spurious level		Measured @ DSA RF3, RF4 ports		< -145		dBm
Impedance				50		Ω

1. Device performance _ measured on a BeRex Evaluation board at 25°C, 50 Ω system, VDD=+5.0V, measure on Evaluation Board (DSA to AMP)

2. Gain data has PCB & Connectors insertion loss de-embedded

3. OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Table 2. Electrical Specifications¹ @ VDD = 3.3V

Parameter		Condition	Min	Typ	Max	Unit
Operational Frequency Range			50		6000	MHz
Gain ²		ATT = 0dB @ 3500MHz		33.4		dB
Attenuation Control range		0.25dB Step		0 - 31.75		dB
Attenuation Step				0.25		dB
Attenuation Accuracy	0.05GHz - 1GHz	Any bit or bit combination			±(0.25 + 2% of ATT setting)	dB
	1GHz - 2GHz				±(0.25 + 3% of ATT setting)	
	2GHz - 3GHz				±(0.25 + 3% of ATT setting)	
	3GHz - 4GHz				±(0.25 + 5% of ATT setting)	
	4GHz - 5GHz				±(0.25 + 5% of ATT setting)	
	5GHz - 6GHz				±(0.25 + 5% of ATT setting)	
Input Return loss	0.05GHz - 2GHz	ATT = 0dB	-9	-15		dB
	2GHz - 4GHz		-10	-13		
	4GHz - 6GHz		-12	-16		
Output Return loss	0.05GHz - 2GHz	ATT = 0dB	-10	-15		dB
	2GHz - 4GHz		-10	-12		
	4GHz - 6GHz		-8	-11		
Output Power for 1dB Compression		ATT = 0dB @ 3500MHz		17.4		dBm
Output Third Order Intercept Point ³		ATT = 0dB @ 3500MHz		34.4		dBm
Noise Figure		ATT = 0dB @ 3500MHz		1.4		dB
DSA Switching time		50% CTRL to 90% or 10% RF		500	800	ns
AMP Switching time		50% CTRL to 90% or 10% RF		150		ns
Maximum Spurious level		Measured @ DSA RF3, RF4 ports		< -145		dBm
Impedance				50		Ω

1. Device performance _ measured on a BeRex Evaluation board at 25°C, 50 Ω system, VDD=+3.3V, measure on Evaluation Board (DSA to AMP)

2. Gain data has PCB & Connectors insertion loss de-embedded

3. OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Table 3. Typical RF Performance (VDD = 5.0V) ¹

Parameter	Frequency								Unit
	70 ³	900 ⁴	1800 ⁵	2140 ⁵	2650 ⁵	3500 ⁶	4650 ⁷	5500 ⁸	MHz
Gain ⁹	42.9	40.9	38.3	37.9	36.7	34.8	32.9	32.3	dB
S11	-15.3	-12.8	-9.6	-12.1	-16.2	-11.2	-20.6	-12.8	dB
S22	-15.8	-15.3	-12.7	-15.9	-15.2	-9.7	-9.8	-19.9	dB
OIP3 ¹⁰ @ ATT=0dB	38.0	37.1	36.8	36.9	36.6	36.6	38.2	35.3	dBm
OIP3 ¹⁰ @ ATT=15.75dB	37.0	36.1	35.3	35.0	33.6	33.8	34.1	30.4	dBm
P1dB	20.7	21.7	21.7	21.3	21.7	20.7	19.6	17.5	dBm
Noise Figure	1.5	1.1	1.3	1.3	1.4	1.5	2.2	2.5	dB

Table 4. Typical RF Performance (VDD = 3.3V) ²

Parameter	Frequency								Unit
	70 ³	900 ⁴	1800 ⁵	2140 ⁵	2650 ⁵	3500 ⁶	4650 ⁷	5500 ⁸	MHz
Gain ⁹	41.4	40.0	37.4	37.0	35.7	33.4	32.0	31.4	dB
S11	-14.1	-11.3	-8.6	-10.9	-15.0	-10.5	-18.2	-13.9	dB
S22	-18.6	-14.2	-12.9	-14.9	-14.1	-10.3	-9.6	-16.7	dB
OIP3 ¹⁰ @ ATT=0dB	34.1	33.5	34.3	33.7	33.0	34.4	31.6	29.9	dBm
OIP3 ¹⁰ @ ATT=15.75dB	32.6	32.0	32.4	31.5	29.7	30.1	29.3	28.7	dBm
P1dB	17.9	18.5	18.7	18.4	18.3	17.4	17.1	14.4	dBm
Noise Figure	1.5	1.2	1.3	1.3	1.4	1.4	1.8	2.5	dB

1. Device performance _ measured on a BeRex evaluation board at 25°C, VDD=+5.0V, 50 Ω system. (AMP1 + DSA + AMP2)
2. Device performance _ measured on a BeRex evaluation board at 25°C, VDD=+3.3V, 50 Ω system. (AMP1 + DSA + AMP2)
3. 70MHz measured with application circuit refer to table 11.
4. 900MHz measured with application circuit refer to table 14.
5. 1800MHz, 2140MHz, 2650MHz measured with application circuit refer to table 17.
6. 3500MHz measured with application circuit refer to table 20.
7. 4650MHz measured with application circuit refer to table 23.
8. 5500MHz measured with application circuit refer to table 26.
9. Gain data has PCB & Connectors insertion loss de-embedded.
10. OIP3 measured with two tones at an output of 3dBm per tone separated by 1MHz

High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Table 5. Absolute Maximum Ratings


Parameter	Condition	Min	Typ	Max	Unit
Supply Voltage	AMP1 / AMP2			5.5	V
	DSA			5.5	V
Supply Current	AMP1 / AMP2			190	mA
	DSA			1000	uA
Digital input voltage	AMP Control Pin (AEN1, AEN2)	-0.3		5.25	V
	DSA Control Pin (LE, DATA, CLK, PS, A1, A2, A3)	-0.3		3.6	V
Maximum input power	AMP1 / AMP2			15	dBm
	DSA			30	dBm
Storage Temperature		-55		150	°C
Junction Temperature			150		°C

Operation of this device above any of these parameters may result in permanent damage.

Table 6. Recommended Operating Conditions

Parameter	Condition	Min	Typ	Max	Unit
Frequency Range	AMP1 + DSA + AMP2	50		6000	MHz
Supply Voltage, VDD	AMP1 & AMP2 VDD	3.3	5	5.25	V
	DSA VDD	2.7		5.5	V
Current, IDD	AMP1 ON, AMP2 OFF @ VDD=5V	66	83	100	mA
	AMP1 ON, AMP2 OFF @ VDD=3.3V	40	48	57	mA
	AMP2 ON, AMP1 OFF @ VDD=5V	66	83	100	mA
	AMP2 ON, AMP1 OFF @ VDD=3.3V	40	48	57	mA
	AMP1 + AMP2 ON @ VDD=5V	112	166	200	mA
	AMP1 + AMP2 ON @ VDD=3.3V	78	96	114	mA
	AMP1 OFF + AMP2 OFF			14	mA
	DSA	100	200	300	uA
AMP Control Voltage [AEN]	AMP ON	0		0.6	V
	AMP OFF	1.17		VDD	V
AEN1 & AEN2 pin Current	AMP OFF		150		uA
DSA Control Voltage	Digital Input High	1.17		3.6	V
	Digital Input Low	-0.3		0.6	V
DSA Control pin Current	Digital Input High			20	uA
Operating Temperature	AMP1 + DSA + AMP2	-40		105	°C

Specifications are not guaranteed over all recommended operating conditions.

Figure 3. Pin Configuration (Top View)

Table 7. Pin Description

Pin	Pin name	Description
1	A1	Address bit A1 connection.
2	LE	Latch Enable input
3	CLK	Serial interface clock input
4	DATA	Serial interface data input
7	DSAVDD	DSA Power Supply input
8	P/S	Serial Mode Select. This pin have to be set to HIGH.
9	A0	Address bit A0 connection.
11	RF4	DSA output port (Attenuator RF Output) This pin should be connected to RF5(Pin 13) with DC blocking capacitor.
13	RF5	AMP2 RF Input
15	AEN2	AMP2 Enable input. Amplifier is enabled when this pin is set to Low .
17	RF6/ AMP2VDD	AMP2 RF Output & AMP2 DC power supply input This pin is a final RF output port. (AMP + DSA + AMP structure)
24	RF1	AMP1 input port This pin is a main RF input port. (AMP + DSA + AMP structure)
26	AEN1	AMP1 Enable input. Amplifier is enabled when this pin is set to Low .
28	RF2/ AMP1VDD	AMP1 RF Output & AMP1 DC power supply input This pin should be connected to RF3(Pin 30) with DC blocking capacitor.
30	RF3	DSA input port (Attenuator RF Input)
32	A2	Address bit A2 connection.
5, 6, 10, 12, 14, 16, 18, 20, 21, 23, 25, 27, 29, 31	GND	Ground, These pins must be connected to ground
19, 22	NC	

Programming Options

The BDA2761 is programmed to operate only in serial mode. It operates in serial mode when the P/S pin is High, and when P/S pin is low, the internal DSA is fixed as Max attenuation(31.75dB), so the P/S pin must be set to High to use the serial mode.


Serial Control Mode

The serial interface is a 7-bit shift register to shift in the data LSB (D0) first. It is controlled by three CMOS-compatible signals: DATA, CLK and Latch Enable (LE).

Table 8. Truth Table for Serial Control Word

Digital Control Input								Attenuation state (dB)
D7 (MSB)	D6	D5	D4	D3	D2	D1	D0 (LSB)	
LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW	0
LOW	LOW	LOW	LOW	LOW	LOW	LOW	HIGH	0.25
LOW	LOW	LOW	LOW	LOW	LOW	HIGH	LOW	0.5
LOW	LOW	LOW	LOW	LOW	HIGH	LOW	LOW	1.0
LOW	LOW	LOW	LOW	HIGH	LOW	LOW	LOW	2.0
LOW	LOW	LOW	HIGH	LOW	LOW	LOW	LOW	4.0
LOW	LOW	HIGH	LOW	LOW	LOW	LOW	LOW	8.0
LOW	HIGH	LOW	LOW	LOW	LOW	LOW	LOW	16.0
LOW	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	31.75

Figure 4. Serial Mode Timing Diagram



The serial interface is a 16-bit shift register made up of two words. The first 8-bit word is the Attenuation word, which controls the DSA state.

The second word is the address word, which uses only 3 of 8-bits that must match the hard wired A0-A2 programming in order to change the DSA state. If no external connections are made to A0 – A2 then internally they will default to 000 due to internal pull down resistors.

If these 3 external preset address bits are not matched with the SPI loaded address bits then the current attenuator state will remain unchanged.

This allows up to 8 serial-controlled devices to be used on a single board, which share a common DATA, CLK and LE. (Figure 5)

Table 9. Serial Interface Timing Specifications

Symbol	Parameter	Min	Typ	Max	Unit
f_{CLK}	Serial data clock frequency			10	MHz
t_{AS}	Address setup time	100			ns
t_{AH}	Address hold time	100			ns
t_{PSS}	P/S setup time	100			ns
t_{PSH}	P/S hold time	100			ns
t_{SS}	Serial Data setup time	10			ns
t_{SH}	Serial Data hold time	10			ns
t_{SCKH}	Serial clock high time	30			ns
t_{SCKL}	Serial clock low time	30			ns
t_{LN}	LE setup time	10			ns
t_{LEW}	Minimum LE pulse width	30			ns

Figure 5. Multi Device Addressing Scheme using SPI




Table 10. Truth Table for Address Control Word


Address Digital Control Input								Address Setting	Addr No.
A7 (MSB)	A6	A5	A4	A3	A2	A1	A0 (LSB)		
X	X	X	X	X	LOW	LOW	LOW	000	Addr[0]
X	X	X	X	X	LOW	LOW	HIGH	001	Addr[1]
X	X	X	X	X	LOW	HIGH	LOW	010	Addr[2]
X	X	X	X	X	LOW	HIGH	HIGH	011	Addr[3]
X	X	X	X	X	HIGH	LOW	LOW	100	Addr[4]
X	X	X	X	X	HIGH	LOW	HIGH	101	Addr[5]
X	X	X	X	X	HIGH	HIGH	LOW	110	Addr[6]
X	X	X	X	X	HIGH	HIGH	HIGH	111	Addr[7]

Serial Register Map

The BVA2761 can be programmed via the serial control on the rising edge of Latch Enable (LE) which loads the last 8-bits attenuation word and 8-bits address word in the SHIFT Register. Data is clocked in LSB(D0) first.

The shift register must be loaded while LE is kept LOW to prevent changing the attenuation value during data is inputted.

Figure 6. Serial Register Map



The serial register consist of 16 bits as shown in Figure 6. First 8 bits from LSB are Attenuation word, 8 bits after that are Address word. The Attenuation word is DSA attenuation control bit and the Address word is static logical bit determined by A0, A1 and A2 digital inputs. The attenuation word is derived directly from the value of the attenuation state. To find the attenuation word, multiply the value of the state by four because of 0.25dB step up to 31.75dB (total 127 Attenuation state), then convert to binary.

For example, to program attenuation 15.75dB state of Addr[5] BVA2761 :

Attenuation State	Address state
4 x 15.75 = 63	Digital input of A2, A1, A0 pin = 101
63 -> 00111111	A7 - A0 : xxxxx101

Serial Data Input : xxxxx1010011111

x	x	x	x	x	1	0	1	0	0	1	1	1	1	1	1
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0

Power-Up state Settings


The BVA2761 will always initialize to the minimum Gain state (Max Attenuation = 31.75dB) on power-up and will remain in this setting until the user latches in the next programming word.

High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit : 50 ~ 500MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11

Table 11. 50 ~ 500MHz IF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

Table 12. Typical IF Performance @ VDD = 5V

Parameter	Frequency			Unit
	70	200	500	
Gain ¹	42.9	42.1	41.8	dB
S11	-15.3	-26.6	-18.8	dB
S22	-15.8	-25.4	-21.4	dB
OIP3 ² @ ATT=0dB	38.0	38.5	37.0	dBm
OIP3 ² @ ATT=15.75dB	37.0	37.2	36.1	dBm
P1dB	20.7	21.4	21.7	dBm
Noise Figure	1.5	1.5	1.2	dB

- Gain data has PCB & Connectors insertion loss de-embedded
- OIP3_{measured} measured with two tones at an output of 3 dBm per tone separated by 1MHz.

Table 13. Typical IF Performance @ VDD = 3.3V

Parameter	Frequency			Unit
	70	200	500	
Gain ¹	41.4	41.3	40.9	dB
S11	-14.1	-24.8	-16.1	dB
S22	-18.6	-31.6	-19.0	dB
OIP3 ² @ ATT=0dB	34.1	34.8	33.3	dBm
OIP3 ² @ ATT=15.75dB	32.6	32.8	31.7	dBm
P1dB	17.9	18.7	18.7	dBm
Noise Figure	1.5	1.5	1.4	dB

- Gain data has PCB & Connectors insertion loss de-embedded
- OIP3_{measured} measured with two tones at an output of 3 dBm per tone separated by 1MHz.

Figure 7. Gain vs. Frequency @ VDD = 5V over Temperature





Figure 8. Gain vs. Frequency @ VDD = 3.3V over Temperature



Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:50 ~ 500MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11

Figure 9. Gain vs. Frequency over Major Attenuation States




Figure 10. Gain vs. Frequency vs VDD Max Gain States




Figure 11. Input Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)





Figure 12. Input Return Loss vs. Frequency Over Major Attenuation States



1.Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 13. Output Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)





Figure 14. Output Return Loss vs. Frequency over Major Attenuation States



1.Min Gain was measured in the state is set with attenuation 31.75dB.

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:50 ~ 500MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11

Figure 15. OIP3 vs. Frequency vs. VDD
Over Temperature (Max Gain State)




Figure 16. OIP3 vs. Frequency vs VDD
(15.75dB Attenuation State)




Figure 17. P1dB vs. Frequency vs VDD
Over Temperature (Max Gain State)




Figure 18. Noise Figure vs. Frequency @ VDD = 5V
Over Temperature (Max Gain State)










Figure 19. Noise Figure vs. Frequency @ VDD = 3.3V
Over Temperature (Max Gain State)



Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:50 ~ 500MHz)


Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11

Figure 20. Attenuation Error vs Frequency over Major Attenuation Steps

Figure 21. Attenuation Error vs Attenuation Setting over Major Frequency

Figure 22. Attenuation Error at 70MHz vs Temperature Over All Attenuation States

Figure 23. Attenuation Error at 200MHz vs Temperature Over All Attenuation States

Figure 24. Attenuation Error at 500MHz vs Temperature Over All Attenuation States


Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:700 ~ 1000MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14

Table 14. 700 ~ 1000MHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

Table 15. Typical RF Performance @ VDD = 5V

Parameter	Frequency			Unit
	700	800	900	
Gain ¹	41.3	41.1	40.9	dB
S11	-14.6	-13.6	-12.8	dB
S22	-15.8	-15.3	-15.3	dB
OIP3 ² @ ATT=0dB	38.2	37.6	37.1	dBm
OIP3 ² @ ATT=15.75dB	36.9	36.3	36.1	dBm
P1dB	21.1	21.4	21.7	dBm
Noise Figure	1.4	1.4	1.1	dB

1. Gain data has PCB & Connectors insertion loss de-embedded
 2. OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

Table 16. Typical RF Performance @ VDD = 3.3V

Parameter	Frequency			Unit
	700	800	900	
Gain ¹	40.4	40.2	40.0	dB
S11	-13.4	-12.5	-11.3	dB
S22	-14.9	-14.8	-14.2	dB
OIP3 ² @ ATT=0dB	35.2	34.6	33.5	dBm
OIP3 ² @ ATT=15.75dB	32.8	32.4	32.0	dBm
P1dB	17.9	18.3	18.5	dBm
Noise Figure	1.4	1.4	1.2	dB

1. Gain data has PCB & Connectors insertion loss de-embedded
 2. OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

Figure 25. Gain vs. Frequency @ VDD = 5V over Temperature









Figure 26. Gain vs. Frequency @ VDD = 3.3V over Temperature





High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz
Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:700 ~ 1000MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14

Figure 27. Gain vs. Frequency
 over Major Attenuation States

Figure 28. Gain vs. Frequency vs VDD
 Max Gain States

Figure 29. Input Return Loss vs. Frequency
 over Temperature (Min¹ / Max Gain State)

Figure 30. Input Return Loss vs. Frequency
 Over Major Attenuation States


1. Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 31. Output Return Loss vs. Frequency
 over Temperature (Min¹ / Max Gain State)

Figure 32. Output Return Loss vs. Frequency
 over Major Attenuation States


1. Min Gain was measured in the state is set with attenuation 31.75dB.

High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:700 ~ 1000MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14

Figure 33. OIP3 vs. Frequency vs. VDD
Over Temperature (Max Gain State)




Figure 34. OIP3 vs. Frequency vs. VDD
(15.75dB Attenuation State)




Figure 35. P1dB vs. Frequency vs. VDD
Over Temperature (Max Gain State)




Figure 36. Noise Figure vs. Frequency @ VDD = 5V
Over Temperature










Figure 37. Noise Figure vs. Frequency @ VDD = 3.3V
Over Temperature



Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:700 ~ 1000MHz)


Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14

Figure 38. Attenuation Error vs Frequency over Major Attenuation Steps

Figure 39. Attenuation Error vs Attenuation Setting over Major Frequency (Max Gain State)

Figure 40. Attenuation Error at 700MHz vs Temperature Over All Attenuation States

Figure 41. Attenuation Error at 800MHz vs Temperature Over All Attenuation States

Figure 42. Attenuation Error at 900MHz vs Temperature Over All Attenuation States


Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:1.7 ~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17

Table 17. 1.7 ~ 2.7GHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

Table 18. Typical RF Performance @ VDD = 5V

Parameter	Frequency			Unit
	1800	2140	2650	
Gain ¹	38.3	37.9	36.7	dB
S11	-9.6	-12.1	-16.2	dB
S22	-12.7	-15.9	-15.2	dB
OIP3 ² @ ATT=0dB	36.8	36.9	36.6	dBm
OIP3 ² @ ATT=15.75dB	35.3	35.0	33.6	dBm
P1dB	21.7	21.3	21.7	dBm
Noise Figure	1.3	1.3	1.4	dB

- Gain data has PCB & Connectors insertion loss de-embedded
- OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

Table 19. Typical RF Performance @ VDD = 3.3V

Parameter	Frequency			Unit
	1800	2140	2650	
Gain ¹	37.4	37.0	35.7	dB
S11	-8.6	-10.9	-15.0	dB
S22	-12.9	-14.9	-14.1	dB
OIP3 ² @ ATT=0dB	34.3	33.7	33.0	dBm
OIP3 ² @ ATT=15.75dB	32.4	31.5	29.7	dBm
P1dB	18.7	18.4	18.3	dBm
Noise Figure	1.3	1.3	1.4	dB

- Gain data has PCB & Connectors insertion loss de-embedded
- OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

Figure 43. Gain vs. Frequency @ VDD = 5V over Temperature





Figure 44. Gain vs. Frequency @ VDD = 3.3V over Temperature



High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:1.7 ~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17

Figure 45. Gain vs. Frequency
over Major Attenuation States




Figure 46. Gain vs. Frequency vs VDD
Max Gain States




Figure 47. Input Return Loss vs. Frequency
over Temperature (Min¹ / Max Gain State)





Figure 48. Input Return Loss vs. Frequency
Over Major Attenuation States



1. Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 49. Output Return Loss vs. Frequency
over Temperature (Min¹ / Max Gain State)





Figure 50. Output Return Loss vs. Frequency
over Major Attenuation States



1. Min Gain was measured in the state is set with attenuation 31.75dB.

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:1.7 ~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17

Figure 51. OIP3 vs. Frequency vs. VDD
Over Temperature (Max Gain State)




Figure 52. OIP3 vs. Frequency vs. VDD
Over Temperature (15.75dB Attenuation State)




Figure 53. P1dB vs. Frequency vs. VDD
Over Temperature (Max Gain State)




Figure 54. Noise Figure vs. Frequency @ VDD = 5V
Over Temperature










Figure 55. Noise Figure vs. Frequency @ VDD = 3.3V
Over Temperature



Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:1.7~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17


Figure 56. Attenuation Error vs Frequency
 over Major Attenuation Steps

Figure 57. Attenuation Error vs Attenuation Setting
 over Major Frequency (Max Gain State)

Figure 58. Attenuation Error at 1.8GHz vs Temperature
 Over All Attenuation States

Figure 59. Attenuation Error at 2.14GHz vs Temperature
 Over All Attenuation States

Figure 60. Attenuation Error at 2.65GHz vs Temperature
 Over All Attenuation States


High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:3.3 ~ 4GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20

Table 20. 3.3 ~ 4GHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.
The Capacitor locations(C1, C6) also can be changed according to the frequency band and bandwidth.

Table 21. Typical RF Performance @ VDD = 5V

Parameter	Frequency			Unit
	3500	3700	3900	
Gain ¹	34.8	34.7	34.5	dB
S11	-11.2	-10.1	-10.3	dB
S22	-9.7	-11.6	-16.3	dB
OIP3 ² @ ATT=0dB	36.6	35.6	35.5	dBm
OIP3 ² @ ATT=15.75dB	33.8	33.6	33.4	dBm
P1dB	20.7	19.8	18.8	dBm
Noise Figure	1.5	1.7	1.6	dB

1. Gain data has PCB & Connectors insertion loss de-embedded
2. OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

Table 22. Typical RF Performance @ VDD = 3.3V

Parameter	Frequency			Unit
	3500	3700	3900	
Gain ¹	33.4	33.1	33.0	dB
S11	-10.5	-9.5	-9.5	dB
S22	-10.3	-12.9	-17.0	dB
OIP3 ² @ ATT=0dB	34.4	34.2	33.8	dBm
OIP3 ² @ ATT=15.75dB	30.1	29.9	29.9	dBm
P1dB	17.4	16.5	15.6	dBm
Noise Figure	1.4	1.4	1.3	dB

1. Gain data has PCB & Connectors insertion loss de-embedded
2. OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

Figure 61. Gain vs. Frequency @ VDD = 5V over Temperature





Figure 62. Gain vs. Frequency @ VDD = 3.3V over Temperature



Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:3.3 ~ 4GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20

Figure 63. Gain vs. Frequency
over Major Attenuation States




Figure 64. Gain vs. Frequency vs VDD
Max Gain States




Figure 65. Input Return Loss vs. Frequency
over Temperature (Min¹ / Max Gain State)





Figure 66. Input Return Loss vs. Frequency
Over Major Attenuation States



1. Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 67. Output Return Loss vs. Frequency
over Temperature (Min¹ / Max Gain State)










Figure 68. Output Return Loss vs. Frequency
over Major Attenuation States



1. Min Gain was measured in the state is set with attenuation 31.75dB.






High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz
Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:3.3 ~ 4GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20

Figure 69. OIP3 vs. Frequency vs. VDD
 Over Temperature (Max Gain State)

Figure 70. OIP3 vs. Frequency vs. VDD
 (15.75dB Attenuation State)

Figure 71. P1dB vs. Frequency vs. VDD
 Over Temperature (Max Gain State)

Figure 72. Noise Figure vs. Frequency @ VDD = 5V
 Over Temperature

Figure 73. Noise Figure vs. Frequency @ VDD = 3.3V
 Over Temperature


Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:3.3~ 4GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20


Figure 74. Attenuation Error vs Frequency over Major Attenuation Steps

Figure 75. Attenuation Error vs Attenuation Setting over Major Frequency (Max Gain State)

Figure 76. Attenuation Error at 3.3GHz vs Temperature Over All Attenuation States

Figure 77. Attenuation Error at 3.5GHz vs Temperature Over All Attenuation States

Figure 78. Attenuation Error at 3.7GHz vs Temperature Over All Attenuation States


High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:4.4 ~ 4.9GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 23

Table 23. 4.4 ~ 4.9GHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.
The Capacitor locations(C1, C4, C6, C8) also can be changed according to the frequency band and bandwidth.

Table 24. Typical RF Performance @ VDD = 5V

Parameter	Frequency			Unit
	4400	4650	4900	
Gain ¹	33.0	32.9	32.8	dB
S11	-15.2	-20.6	-16.6	dB
S22	-6.8	-9.8	-12.8	dB
OIP3 ² @ ATT=0dB	36.6	38.2	37.0	dBm
OIP3 ² @ ATT=15.75dB	33.3	34.1	34.1	dBm
P1dB	21.0	19.6	19.4	dBm
Noise Figure	2.1	2.2	2.3	dB

1. Gain data has PCB & Connectors insertion loss de-embedded
2. OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

Table 25. Typical RF Performance @ VDD = 3.3V

Parameter	Frequency			Unit
	4400	4650	4900	
Gain ¹	32.0	32.0	31.8	dB
S11	-13.7	-18.2	-18.5	dB
S22	-6.6	-9.6	-11.8	dB
OIP3 ² @ ATT=0dB	32.6	31.6	30.2	dBm
OIP3 ² @ ATT=15.75dB	29.0	29.3	28.0	dBm
P1dB	17.8	17.1	16.1	dBm
Noise Figure	1.7	1.8	1.9	dB

1. Gain data has PCB & Connectors insertion loss de-embedded
2. OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

Figure 79. Gain vs. Frequency @ VDD = 5V over Temperature





Figure 80. Gain vs. Frequency @ VDD = 3.3V over Temperature



Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:4.4 ~ 4.9GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 23

Figure 81. Gain vs. Frequency over Major Attenuation States




Figure 82. Gain vs. Frequency vs VDD Max Gain States




Figure 83. Input Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)





Figure 84. Input Return Loss vs. Frequency Over Major Attenuation States



1. Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 85. Output Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)





Figure 86. Output Return Loss vs. Frequency over Major Attenuation States



1. Min Gain was measured in the state is set with attenuation 31.75dB.

High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:4.4 ~ 4.9GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 23

Figure 87. OIP3 vs. Frequency vs. VDD
Over Temperature (Max Gain State, ATT=0dB)




Figure 88. OIP3 vs. Frequency vs. VDD
(15.75dB Attenuation State)




Figure 89. P1dB vs. Frequency vs. VDD
Over Temperature (Max Gain State, ATT=0dB)




Figure 90. Noise Figure vs. Frequency @ VDD = 5V
Over Temperature










Figure 91. Noise Figure vs. Frequency @ VDD = 3.3V
Over Temperature



Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:4.4~ 4.9GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 23


Figure 92. Attenuation Error vs Frequency over Major Attenuation Steps

Figure 93. Attenuation Error vs Attenuation Setting over Major Frequency (Max Gain State)

Figure 94. Attenuation Error at 4.4GHz vs Temperature Over All Attenuation States

Figure 95. Attenuation Error at 4.65GHz vs Temperature Over All Attenuation States

Figure 96. Attenuation Error at 4.9GHz vs Temperature Over All Attenuation States


High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:5.5 ~ 5.8GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 26

Table 26. 5.5 ~ 5.8GHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

The Capacitor locations(C1, C3, C7) also can be changed according to the frequency band and bandwidth.

Table 27. Typical RF Performance @ VDD = 5V

Parameter	Frequency		Unit
	5500	5800	
Gain ¹	32.3	32.5	dB
S11	-12.8	-20.3	dB
S22	-19.9	-12.1	dB
OIP3 ² @ ATT=0dB	35.3	32.5	dBm
OIP3 ² @ ATT=15.75dB	30.4	27.2	dBm
P1dB	17.5	16.0	dBm
Noise Figure	2.5	2.8	dB

- Gain data has PCB & Connectors insertion loss de-embedded
- OIP3_{measured} with two tones at an output of 3dBm per tone separated by 1MHz.

Table 28. Typical RF Performance @ VDD = 3.3V

Parameter	Frequency		Unit
	5500	5800	
Gain ¹	31.4	31.0	dB
S11	-13.9	-21.4	dB
S22	-16.7	-8.2	dB
OIP3 ² @ ATT=0dB	29.9	26.5	dBm
OIP3 ² @ ATT=15.75dB	28.7	22.9	dBm
P1dB	14.4	12.9	dBm
Noise Figure	2.4	2.7	dB

- Gain data has PCB & Connectors insertion loss de-embedded
- OIP3_{measured} with two tones at an output of 3dBm per tone separated by 1MHz.

Figure 97. Gain vs. Frequency @ VDD = 5V over Temperature





Figure 98. Gain vs. Frequency @ VDD = 3.3V over Temperature



High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:5.5 ~ 5.8GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 26

Figure 99. Gain vs. Frequency
over Major Attenuation States




Figure 100. Gain vs. Frequency vs VDD
Max Gain States




Figure 101. Input Return Loss vs. Frequency
over Temperature (Min¹ / Max Gain State)





Figure 102. Input Return Loss vs. Frequency
Over Major Attenuation States



1.Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 103. Output Return Loss vs. Frequency
over Temperature (Min¹ / Max Gain State)





Figure 104. Output Return Loss vs. Frequency
over Major Attenuation States



1.Min Gain was measured in the state is set with attenuation 31.75dB.

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:5.5 ~ 5.8GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 26

Figure 105. OIP3 vs. Frequency vs. VDD
Over Temperature (Max Gain State)




Figure 106. OIP3 vs. Frequency vs. VDD
(15.75dB Attenuation State)




Figure 107. P1dB vs. Frequency vs. VDD
Over Temperature (Max Gain State)




Figure 108. Noise Figure vs. Frequency @ VDD = 5V
Over Temperature





Figure 109. Noise Figure vs. Frequency @ VDD = 3.3V
Over Temperature



Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:5.5 ~ 5.8GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 26

Figure 110. Attenuation Error vs Frequency
over Major Attenuation Steps




Figure 111. Attenuation Error vs Attenuation Setting
over Major Frequency (Max Gain State)




Figure 112. Attenuation Error at 5.5GHz vs Temperature
Over All Attenuation States





Figure 113. Attenuation Error at 5.8GHz vs Temperature
Over All Attenuation States



1. Min Gain was measured in the state is set with attenuation 31.75dB.

High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Figure 114. Evaluation Board Schematic





Table 29. Application Circuit

		Application Circuit Values Example					
Frequency band		50MHz ~ 500MHz	700MHz ~ 1GHz	1.7GHz ~ 2.7GHz	3.3GHz ~ 4GHz	4.4GHz ~ 4.9GHz	5.5GHz ~ 5.8GHz
AMP1 Matching	L1	270nH	33nH	5.6nH	1.5nH	1.5nH	1.2nH
	C4	10nF	100pF	20pF	2.4pF	10pF	1pF
	C5	NC	NC	NC	NC	NC	NC
	C6	10nF	100pF	20pF	10pF	10pF	3pF
	C11	NC	NC	NC	NC	0.75pF	0.75pF
	C18	NC	NC	NC	0.3pF	0.5pF	0.5pF
AMP2 Matching	L2	270nH	33nH	5.6nH	1.5nH	1.5nH	1.2nH
	C7	NC	NC	NC	0.5pF	0.5pF	0.8pF
	C8	10nF	100pF	20pF	10pF	10pF	2pF
	C9	NC	NC	NC	NC	NC	NC
	C13	NC	NC	NC	NC	0.3pF	NC
	C14	10nF	100pF	20pF	3.3pF	1.8pF	0.75pF

Figure 115. Evaluation Board PCB

Table 30. Bill of Material - Evaluation Board

No.	Ref Des	Qty	Part Number	REMARK
1	L1, L2	2	IND 0402	Refer to Table 29
2	C1, C12	2	CAP 0402 100nF	
3	C2, C10, C15	3	CAP 0402 100pF	
4	C3, C16, C17	3	CAP 0603 100nF	
5	C4, C6, C8, C14	4	CAP 0402	Refer to Table 29
6	C5, C7, C9, C11, C13, C18	6	CAP 0402	Refer to Table 29
7	J1	1	20pin Receptacle connector	2.54mm, female
8	J2	1	3pin x 3 Header array	2.54mm, male
9	J3, J4	2	2pin Header	2.54mm, male
10	J5, J6	2	SMA_END_LAUNCH	RF SMA Connector
11	J7	1	3pin Header	2.54mm, male
12	J8, J9	2	SMA_END_LAUNCH	RF SMA Connector

Figure 116. Suggested PCB Land Pattern and PAD Layout




Figure 117. Evaluation Board PCB Layer Information





Figure 118. Package Outline Dimension




NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-2009.
2. All dimensions are in millimeters.
3. N is the total number of terminals.
4. The location of the marked terminal #1 identifier is within the hatched area.
5. ND and NE refer to the number of terminals each D and E side respectively.
6. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.3mm from the terminal tip. If the terminal has a radius on the other end of it, dimension b should not be measured in that radius area.
7. Coplanarity applies to the terminals and all other bottom surface metallization.

Dimension Table (Notes 1,2)

Symbol	Thickness	Min	Nominal	Max	Note
A		0.80	0.90	1.00	
A1		0.00	0.02	0.05	
A3		---	0.20 Ref.	---	
b		0.15	0.25	0.30	6
D		5.00 BSC			
E		5.00 BSC			
e		0.50 BSC			
D2		3.05	3.10	3.15	
E2		3.05	3.10	3.15	
K		0.2	---	---	
L		0.30	0.40	0.50	
aaa		0.05			
bbb		0.10			
ccc		0.10			
ddd		0.05			
eee		0.08			
N		32			3
ND		8			5
NE		8			5

Figure 119. Tape & Reel




Notes:

1. 10 sprocket hole pitch cumulative tolerance 0.2/-0.2
2. Camber not to exceed 1mm in 250mm.
3. Material : Black conductive Polystyrene.
4. Ao and Bo measured on a plane 0.3mm above the bottom of the pocket
5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
6. Pocket center position relative to sprocket hole center measured as true position center of pocket, not pocket hole center.
7. Pocket center and pocket hole center must be same position.

Packaging information:	
Tape Width	12mm
Reel Size	7"
Device Cavity Pitch	8mm
Devices Per Reel	1K

Figure 120. Package Marking



Marking information:	
BVA2761	Device Name
YY	Year
WW	Work Week
XX	Wafer Run Number

High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Lead plating finish

100% Tin Matte finish

(All BeRex products undergoes a 1 hour, 150 degree C, Anneal bake to eliminate thin whisker growth concerns.)

MSL / ESD Rating

ESD Rating:	Class 1C
Value:	±1000V
Test:	Human Body Model (HBM)
Standard:	JEDEC Standard JS-001-2017
MSL Rating:	Level 1 at +260°C convection reflow
Standard:	JEDEC Standard J-STD-020



Proper ESD procedures should be followed when handling this device.

RoHS Compliance

This part is compliant with Restrictions on the use of certain Hazardous Substances in Electrical and Electronic Equipment (RoHS) Directive 2011/65/EU as amended by Directive 2015/863/EU.

This product also is compliant with a concentration of the Substances of Very High Concern (SVHC) candidate list which are contained in a quantity of less than 0.1%(w/w) in each components of a product and/or its packaging placed on the European Community market by the BeRex and Suppliers.

NATO CAGE code:

2	N	9	6	F
----------	----------	----------	----------	----------