

50MHz - 6000MHz

Device Features

- Integrate AMP1 + DSA + AMP2 Functionality
- 50-6000MHz Broadband Performance
- Wide VDD Range
 AMP1 & AMP2 : 3.3V to 5.25V
 DSA : 2.7V to 5.5V
- Low current: 166mA @ 5V, 96mA @ 3.3V
- High Gain
 38.2dB @ 1.9GHz, 34.8dB @ 3.5GHz (VDD=5V)
 37.3dB @ 1.9GHz, 33.4dB @ 3.5GHz (VDD=3.3V)
- High OP1dB
 21.6dBm @ 1.9GHz, 20.7dBm @ 3.5GHz (VDD=5V)
 18.6dBm @ 1.9GHz, 17.4dBm @ 3.5GHz (VDD=3.3V)
- High OIP3
 36.8dBm @ 1.9GHz, 36.6dBm @ 3.5GHz (VDD=5V)
 34.1dBm @ 1.9GHz, 34.4dBm @ 3.5GHz (VDD=3.3V)
- Excellent Noise Figure
 1.3dB @ 1.9GHz, 1.5dB @ 3.5GHz (ATT=0dB)
 2.9dB @ 1.9GHz, 4.2dB @ 3.5GHz (ATT=15.75dB)
- Attenuation Range: Up to 31.75dB / 0.25dB step
- Safe attenuation state transitions
- Excellent attenuation accuracy ±(0.25 + 3% x ATT) @ 1.9 GHz ±(0.25 + 5% x ATT) @ 3.5 GHz
- Programming modes
 Serial mode only to minimize Control line
- 3bit Addressable function LE/SI(DATA)/CLK can be shared up to 8EA Chips
- Lead-free/RoHS2-compliant 32-lead 5mm x 5mm x 0.9mm QFN SMT package

Product Description

The BVA2761 is a high performance, digitally controlled variable gain amplifier (DVGA) operating from 50MHz to 6GHz.

The BVA2761 integrates a high performance digital step attenuator (DSA) and two high linearity, broadband gain block amplifier operating voltage 3.3V to 5.25V DC within enable control using the small package (5x5mm QFN package).

Both DSA and gain block amplifiers in BVA2761 are internally matched to 50 Ohms and It is easy to use with minimum external matching components required.

The BVA2761 can control 7bit attenuation to 0.25dB step up to 31.75dB and initialize to the maximum attenuation setting on power-up until next programming word is inputted.

In addition, Internal DSA has a 3-bit addressable function, so it can

In addition, Internal DSA has a 3-bit addressable function, so it can share up to 8 DSA's Latch Enable(LE), DATA and CLOCK(CLK) pin. This has the advantage of reducing the number of IO pins when using multiple DSA or DVGA chip with addressable function.

The BVA2761 is targeted for use in wireless infrastructure, point-topoint, or can be used for any general purpose wireless application.



32-lead 5mm x 5mm x 0.9mm QFN

Figure 1. Package Type




Figure 2. Functional Block Diagram

Application

- 5G/4G/3G Wireless infrastructure and other high performance RF application
- Microwave and Satellite Radio
- General purpose Wireless



50MHz - 6000MHz

Table 1. Electrical Specifications @ VDD = 5V

Paramo	eter	Condition	Min	Тур	Max	Unit
Operational Frequency	Range		50		6000	MHz
Gain ²		ATT= 0dB @ 3500MHz		34.8		dB
Attenuation Control rai	nge	0.25dB Step		0 - 31.75		dB
Attenuation Step				0.25		dB
	0.05GHz - 1GHz				\pm (0.25 + 2% of ATT setting)	
	1GHz - 2GHz				\pm (0.25 + 3% of ATT setting)	
A.L	2GHz - 3GHz	Annahia an his annahin asian			\pm (0.25 + 3% of ATT setting)	dB
Attenuation Accuracy 3GHz - 4GHz 4GHz - 5GHz		Any bit or bit combination			\pm (0.25 + 5% of ATT setting)	ав
					\pm (0.25 + 5% of ATT setting)	
	5GHz - 6GHz				\pm (0.25 + 5% of ATT setting)	
	0.05GHz - 2GHz		-9	-15		
Input Return loss	2GHz - 4GHz	ATT = 0dB	-10	-13		dB
	4GHz - 6GHz		-12	-16		
	0.05GHz - 2GHz		-10	-15		
Output Return loss	2GHz - 4GHz	ATT = 0dB	-10	-12		dB
	4GHz - 6GHz		-8	-11		
Output Power for 1dB	Compression	ATT = 0dB @ 3500MHz		20.7		dBm
Output Third Order Into	ercept Point ³	ATT = 0dB @ 3500MHz		36.6		dBm
Noise Figure		ATT = 0dB @ 3500MHz		1.5		dB
DSA Switching time		50% CTRL to 90% or 10% RF		500	800	ns
AMP Switching time		50% CTRL to 90% or 10% RF		150		ns
Maximum Spurious lev	el	Measured @ DSA RF3, RF4 ports		< -145		dBm
Impedance				50		Ω

^{1.} Device performance _ measured on a BeRex Evaluation board at 25°C, 50 Ω system, VDD=+5.0V, measure on Evaluation Board (DSA to AMP) 2. Gain data has PCB & Connectors insertion loss de-embedded

^{3.} OIP3 $_$ measured with two tones at an output of 3dBm per tone separated by 1MHz.



50MHz - 6000MHz

Table 2. Electrical Specifications¹ @ VDD = 3.3V

Parame	ter	Condition	Min	Тур	Max	Unit
Operational Frequency	Range		50		6000	MHz
Gain ²		ATT = 0dB @ 3500MHz		33.4		dB
Attenuation Control ra	nge	0.25dB Step		0 - 31.75		dB
Attenuation Step				0.25		dB
	0.05GHz - 1GHz				\pm (0.25 + 2% of ATT setting)	
	1GHz - 2GHz				\pm (0.25 + 3% of ATT setting)	
	2GHz - 3GHz				\pm (0.25 + 3% of ATT setting)	dB
Attenuation Accuracy 3GHz - 4GHz		Any bit or bit combination			\pm (0.25 + 5% of ATT setting)	ав
4GHz - 5GHz					\pm (0.25 + 5% of ATT setting)	
	5GHz - 6GHz				\pm (0.25 + 5% of ATT setting)	
0.05GHz - 2GHz			-9	-15		
Input Return loss	2GHz - 4GHz	ATT = 0dB	-10	-13		dB
	4GHz - 6GHz		-12	-16		
	0.05GHz - 2GHz		-10	-15		
Output Return loss	2GHz - 4GHz	ATT = 0dB	-10	-12		dB
	4GHz - 6GHz		-8	-11		
Output Power for 1dB	Compression	ATT = 0dB @ 3500MHz		17.4		dBm
Output Third Order Into	ercept Point ³	ATT = 0dB @ 3500MHz		34.4		dBm
Noise Figure		ATT = 0dB @ 3500MHz		1.4		dB
DSA Switching time		50% CTRL to 90% or 10% RF		500	800	ns
AMP Switching time		50% CTRL to 90% or 10% RF		150		ns
Maximum Spurious level		Measured @ DSA RF3, RF4 ports		< -145		dBm
Impedance				50		Ω

^{1.} Device performance _ measured on a BeRex Evaluation board at 25°C, 50 Ω system, VDD=+3.3V, measure on Evaluation Board (DSA to AMP)

Gain data has PCB & Connectors insertion loss de-embedded

^{3.} OIP3 $_$ measured with two tones at an output of 3dBm per tone separated by 1MHz.



50MHz - 6000MHz

Table 3. Typical RF Performance (VDD = 5.0V) ¹

Bernander				Freque	ency				Unit
Parameter	70 ³	900 ⁴	1800 ⁵	2140 ⁵	2650⁵	3500 ⁶	4650 ⁷	5500 ⁸	MHz
Gain ⁹	42.9	40.9	38.3	37.9	36.7	34.8	32.9	32.3	dB
S11	-15.3	-12.8	-9.6	-12.1	-16.2	-11.2	-20.6	-12.8	dB
S22	-15.8	-15.3	-12.7	-15.9	-15.2	-9.7	-9.8	-19.9	dB
OIP3 ¹⁰ @ ATT=0dB	38.0	37.1	36.8	36.9	36.6	36.6	38.2	35.3	dBm
OIP3 ¹⁰ @ ATT=15.75dB	37.0	36.1	35.3	35.0	33.6	33.8	34.1	30.4	dBm
P1dB	20.7	21.7	21.7	21.3	21.7	20.7	19.6	17.5	dBm
Noise Figure	1.5	1.1	1.3	1.3	1.4	1.5	2.2	2.5	dB

Table 4. Typical RF Performance (VDD = 3.3V) ²

	Frequency										
Parameter	70 ³	900 ⁴	1800 ⁵	2140 ⁵	2650⁵	3500 ⁶	4650 ⁷	5500 ⁸	MHz		
Gain ⁹	41.4	40.0	37.4	37.0	35.7	33.4	32.0	31.4	dB		
\$11	-14.1	-11.3	-8.6	-10.9	-15.0	-10.5	-18.2	-13.9	dB		
\$22	-18.6	-14.2	-12.9	-14.9	-14.1	-10.3	-9.6	-16.7	dB		
OIP3 ¹⁰ @ ATT=0dB	34.1	33.5	34.3	33.7	33.0	34.4	31.6	29.9	dBm		
OIP3 ¹⁰ @ ATT=15.75dB	32.6	32.0	32.4	31.5	29.7	30.1	29.3	28.7	dBm		
P1dB	17.9	18.5	18.7	18.4	18.3	17.4	17.1	14.4	dBm		
Noise Figure	1.5	1.2	1.3	1.3	1.4	1.4	1.8	2.5	dB		

^{1.} Device performance $_$ measured on a BeRex evaluation board at 25°C, VDD=+5.0V, 50 Ω system. (AMP1 + DSA + AMP2)

^{2.} Device performance $\underline{}$ measured on a BeRex evaluation board at 25°C, VDD=+3.3V, 50 Ω system. (AMP1 + DSA + AMP2)

^{3. 70}MHz measured with application circuit refer to table 11. 4. 900MHz measured with application circuit refer to table 14.

^{5. 1800}MHz, 2140MHz, 2650MHz measured with application circuit refer to table 17.

^{6. 3500}MHz measured with application circuit refer to table 20.

^{7. 4650}MHz measured with application circuit refer to table 23. 8. 5500MHz measured with application circuit refer to table 26.

^{9.} Gain data has PCB & Connectors insertion loss de-embedded.

^{10.} OIP3 measured with two tones at an output of 3dBm per tone separated by 1MHz



50MHz - 6000MHz

Table 5. Absolute Maximum Ratings

Parameter	Condition	Min	Тур	Max	Unit
Complex Voltage	AMP1 / AMP2			5.5	V
Supply Voltage	DSA			5.5	V
Const. Const.	AMP1 / AMP2			190	mA
Supply Current	DSA			1000	uA
	AMP Control Pin (AEN1, AEN2)	-0.3		5.25	V
Digital input voltage	DSA Control Pin (LE, DATA, CLK, PS, A1, A2, A3)	-0.3		3.6	V
	AMP1 / AMP2			15	dBm
Maximum input power	DSA			30	dBm
Storage Temperature		-55		150	$^{\circ}$
Junction Temperature			150		$^{\circ}$

Operation of this device above any of these parameters may result in permanent damage.

Table 6. Recommended Operating Conditions

Parameter	Condition	Min	Тур	Max	Unit
Frequency Range	AMP1 + DSA + AMP2	50		6000	MHz
Const. Walks as WDD	AMP1 & AMP2 VDD	3.3	5	5.25	V
Supply Voltage, VDD	DSA VDD	2.7		5.5	V
	AMP1 ON, AMP2 OFF @ VDD=5V	66	83	100	mA
	AMP1 ON, AMP2 OFF @ VDD=3.3V	40	48	57	mA
	AMP2 ON, AMP1 OFF @ VDD=5V	66	83	100	mA
Committee IDD	AMP2 ON, AMP1 OFF @ VDD=3.3V	40	48	57	mA
Current, IDD	AMP1 + AMP2 ON @ VDD=5V	112	166	200	mA
	AMP1 + AMP2 ON @ VDD=3.3V	78	96	114	mA
	AMP1 OFF + AMP2 OFF			14	mA
	DSA	100	200	300	uA
AMP Control Voltage	AMP ON	0		0.6	V
[AEN]	AMP OFF	1.17		VDD	V
AEN1 & AEN2 pin Current	AMP OFF		150		uA
DCA Control Walter	Digital Input High	1.17		3.6	V
DSA Control Voltage	Digital Input Low	-0.3		0.6	V
DSA Control pin Current Digital Input High				20	uA
Operating Temperature	AMP1 + DSA + AMP2	-40		105	$^{\circ}$

Specifications are not guaranteed over all recommended operating conditions.



50MHz - 6000MHz

31 31 30 30 29 28 27 26 26 26 26 26 26 27 Α1 24 RF1 LE 23 GND 3 CLK 22 NC DATA 21 GND Exposed Pad GND 20 GND 6 GND 19 NC DSAVDD 18 GND RF6/ 8 17 AMP2VDD

Figure 3. Pin Configuration (Top View)

Table 7. Pin Description

Pin	Pin name	Description
1	A1	Address bit A1 connection.
2	LE	Latch Enable input
3	CLK	Serial interface clock input
4	DATA	Serial interface data input
7	DSAVDD	DSA Power Supply input
8	P/S	Serial Mode Select. This pin have to be set to HIGH.
9	Α0	Address bit A0 connection.
11	RF4	DSA output port (Attenuator RF Output) This pin should be connected to RF5(Pin 13) with DC blocking capacitor.
13	RF5	AMP2 RF Input
15	AEN2	AMP2 Enable input. Amplifier is enabled when this pin is set to Low .
17	RF6/ AMP2VDD	AMP2 RF Output & AMP2 DC power supply input This pin is a final RF output port. (AMP + DSA + AMP structure)
24	RF1	AMP1 input port This pin is a main RF input port. (AMP + DSA + AMP structure)
26	AEN1	AMP1 Enable input. Amplifier is enabled when this pin is set to Low .
28	RF2/ AMP1VDD	AMP1 RF Output & AMP1 DC power supply input This pin should be connected to RF3(Pin 30) with DC blocking capacitor.
30	RF3	DSA input port (Attenuator RF Input)
32	A2	Address bit A2 connection.
5, 6, 10, 12, 14, 16, 18, 20, 21, 23, 25, 27, 29, 31	GND	Ground, These pins must be connected to ground
19, 22	NC	



50MHz - 6000MHz

Programming Options

The BDA2761 is programmed to operate only in serial mode. It operates in serial mode when the P/S pin is High, and when P/S pin is low, the internal DSA is fixed as Max attenuation(31.75dB), so the P/S pin must be set to High to use the serial mode.


Serial Control Mode

The serial interface is a 7-bit shift register to shift in the data LSB (D0) first. It is controlled by three CMOS-compatible signals: DATA, CLK and Latch Enable (LE).

Table 8. Truth Table for Serial Control Word

		Dig	gital Cor	ntrol In	put			Attenuation
D7	D6	D5	D4	D3	D2	D1	D0	state
(MSB)							(LSB)	(dB)
LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW	0
LOW	LOW	LOW	LOW	LOW	LOW	LOW	HIGH	0.25
LOW	LOW	LOW	LOW	LOW	LOW	HIGH	LOW	0.5
LOW	LOW	LOW	LOW	LOW	HIGH	LOW	LOW	1.0
LOW	LOW	LOW	LOW	HIGH	LOW	LOW	LOW	2.0
LOW	LOW	LOW	HIGH	LOW	LOW	LOW	LOW	4.0
LOW	LOW	HIGH	LOW	LOW	LOW	LOW	LOW	8.0
LOW	HIGH	LOW	LOW	LOW	LOW	LOW	LOW	16.0
LOW	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	31.75

Figure 4. Serial Mode Timing Diagram



The serial interface is a 16-bit shift register made up of two words. The first 8-bit word is the Attenuation word, which controls the DSA state.

The second word is the address word, which uses only 3 of 8-bits that must match the hard wired A0-A2 programming in order to change the DSA state. If no external connections are made to A0-A2 then internally they will default to 000 due to internal pull down resistors.

If these 3 external preset address bits are not matched with the SPI loaded address bits then the current attenuator state will remain unchanged.

This allows up to 8 serial-controlled devices to be used on a single board, which share a common DATA, CLK and LE. **(Figure 5)**

Table 9. Serial Interface Timing Specifications

Symbol	Parameter	Min	Тур	Max	Unit
f _{CLK}	Serial data clock frequency			10	MHz
t _{AS}	Address setup time	100			ns
t _{AH}	Address hold time	100			ns
t _{PSS}	P/S setup time	100			ns
t _{PSH}	P/S hold time	100			ns
t _{ss}	Serial Data setup time	10			ns
t _{SH}	Serial Data hold time	10			ns
t _{SCKH}	Serial clock high time	30			ns
t _{SCKL}	Serial clock low time	30			ns
t _{LN}	LE setup time	10			ns
t _{LEW}	Minimum LE pulse width	30			ns



50MHz - 6000MHz

Figure 5. Multi Device Addressing Scheme using SPI




Table 10. Truth Table for Address Control Word


	Į.	Addres	s Digita	al Con	itrol Inp	ut			
A7	A6	A5	A4	А3	A2	A2 A1 A0		Address	Addr No.
(MSB)							(LSB)	Setting	
Х	Х	Х	Х	Х	LOW	LOW	LOW	000	Addr[0]
Х	Х	Х	Х	Х	LOW	LOW	HIGH	001	Addr[1]
Х	Х	Х	Х	Х	LOW	HIGH	LOW	010	Addr[2]
Х	Х	Х	Х	Х	LOW	HIGH	HIGH	011	Addr[3]
Х	Х	Х	Х	Х	HIGH	LOW	LOW	100	Addr[4]
Х	Х	Х	Х	Х	HIGH	LOW	HIGH	101	Addr[5]
Х	Х	Х	Х	Х	HIGH	HIGH	LOW	110	Addr[6]
Χ	Х	Х	Х	Х	HIGH	HIGH	HIGH	111	Addr[7]

Serial Register Map

The BVA2761 can be programmed via the serial control on the rising edge of Latch Enable (LE) which loads the last 8-bits attenuation word and 8-bits address word in the SHIFT Register. Data is clocked in LSB(D0) first.

The shift register must be loaded while LE is kept LOW to prevent changing the attenuation value during data is inputted.

Figure 6. Serial Register Map



The serial register consist of 16 bits as shown in Figure 6. First 8 bits from LSB are Attenuation word, 8 bits after that are Address word. The Attenuation word is DSA attenuation control bit and the Address word is static logical bit determined by A0, A1 and A2 digital inputs. The attenuation word is derived directly from the value of the attenuation state. To find the attenuation word, multiply the value of the state by four because of 0.25dB step up to 31.75dB (total 127 Attenuation state), then convert to binary.

For example, to program attenuation 15.75dB state of Addr[5] ${\tt BVA2761}$:

Attenuation State Address state

4 x 15.75 = 63 Digital input of A2, A1, A0 pin = 101

63 -> 00111111 A7 - A0 : xxxxx101

Serial Data Input: xxxxx10100111111

х	Х	Х	Х	х	1	0	1	0	0	1	1	1	1	1	1
Α7	Α6	A5	Α4	А3	A2	Α1	Α0	D7	D6	D5	D4	D3	D2	D1	D0

Power-Up state Settings

The BVA2761 will always initialize to the minimum Gain state (Max Attenuation = 31.75dB) on power-up and will remain in this setting until the user latches in the next programming word.

BeRex

•website: www.berex.com




50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit: 50 ~ 500MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11

Table 11. 50 ~ 500MHz IF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

Table 12. Typical IF Performance @ VDD = 5V

		Unit		
Parameter	70	200	500	MHz
Gain ¹	42.9	42.1	41.8	dB
\$11	-15.3	-26.6	-18.8	dB
\$22	-15.8	-25.4	-21.4	dB
OIP3 ² @ ATT=0dB	38.0	38.5	37.0	dBm
OIP3 ² @ ATT=15.75dB	37.0	37.2	36.1	dBm
P1dB	20.7	21.4	21.7	dBm
Noise Figure	1.5	1.5	1.2	dB

^{1.} Gain data has PCB & Connectors insertion loss de-embedded

Figure 7. Gain vs. Frequency @ VDD = 5V over Temperature





Table 13. Typical IF Performance @ VDD = 3.3V

Danis and an		Unit		
Parameter	70	200	500	MHz
Gain ¹	41.4	41.3	40.9	dB
\$11	-14.1	-24.8	-16.1	dB
\$22	-18.6	-31.6	-19.0	dB
OIP3 ² @ ATT=0dB	34.1	34.8	33.3	dBm
OIP3 ² @ ATT=15.75dB	32.6	32.8	31.7	dBm
P1dB	17.9	18.7	18.7	dBm
Noise Figure	1.5	1.5	1.4	dB

^{1.} Gain data has PCB & Connectors insertion loss de-embedded

Figure 8. Gain vs. Frequency @ VDD = 3.3V over Temperature



^{2.} OIP3 $_$ measured with two tones at an output of 3 dBm per tone separated by 1MHz.

^{2.} OIP3 _ measured with two tones at an output of 3 dBm per tone separated by 1MHz.



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:50 ~ 500MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11

Figure 9. Gain vs. Frequency over Major Attenuation States 50 40 30 Gain [dB] 20 10 0 0.25dB 0.5dB 0dB 1dB 2dB 4dR -10 8dB 16dB 31.75dB -20 0 100 200 300 400 500 Frequency [MHz]

Figure 10. Gain vs. Frequency vs VDD




Figure 11. Input Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)






Figure 12. Input Return Loss vs. Frequency




1.Min Gain was measured in the state is set with attenuation 31.75dB.





1.Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 14. Output Return Loss vs. Frequency



BeRex •www.berex.com •email: sales@berex.com



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:50 ~ 500MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11

Over Temperature (Max Gain State)

Figure 15. OIP3 vs. Frequency vs. VDD

35 OIP3 [dBm] -40°C @ 5V +105°C @ 5V 25 +25°C @ 3.3V 40°C @ 3.3V +105°C@ 3.3V 20 0 100 200 300 400 Frequency [MHz]

Figure 16. OIP3 vs. Frequency vs VDD





Figure 17. P1dB vs. Frequency vs VDD



Over Temperature (Max Gain State)

Figure 18. Noise Figure vs. Frequency @ VDD = 5V Over Temperature (Max Gain State)





Figure 19. Noise Figure vs. Frequency @ VDD = 3.3V Over Temperature (Max Gain State)



BeRex

•website: www.berex.com



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:50 ~ 500MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 11

Figure 20. Attenuation Error vs Frequency




Figure 21. Attenuation Error vs Attenuation Setting




Figure 22. Attenuation Error at 70MHz vs Temperature




Figure 23. Attenuation Error at 200MHz vs Temperature





Figure 24. Attenuation Error at 500MHz vs Temperature



BeRex •website: www.berex.com

•email: sales@berex.com




50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:700 ~ 1000MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14

Table 14. 700 ~ 1000MHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

Table 15. Typical RF Performance @ VDD = 5V

		Unit		
Parameter	700	800	900	MHz
Gain ¹	41.3	41.1	40.9	dB
S11	-14.6	-13.6	-12.8	dB
S22	-15.8	-15.3	-15.3	dB
OIP3 ² @ ATT=0dB	38.2	37.6	37.1	dBm
OIP3 ² @ ATT=15.75dB	36.9	36.3	36.1	dBm
P1dB	21.1	21.4	21.7	dBm
Noise Figure	1.4	1.4	1.1	dB

- 1. Gain data has PCB & Connectors $\,$ insertion loss de-embedded $\,$
- 2. OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

Table 16. Typical RF Performance @ VDD = 3.3V

D		Unit		
Parameter	700	800	900	MHz
Gain ¹	40.4	40.2	40.0	dB
\$11	-13.4	-12.5	-11.3	dB
S22	-14.9	-14.8	-14.2	dB
OIP3 ² @ ATT=0dB	35.2	34.6	33.5	dBm
OIP3 ² @ ATT=15.75dB	32.8	32.4	32.0	dBm
P1dB	17.9	18.3	18.5	dBm
Noise Figure	1.4	1.4	1.2	dB

- 1. Gain data has PCB & Connectors insertion loss de-embedded
- 2. OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

Figure 25. Gain vs. Frequency @ VDD = 5V





Figure 26. Gain vs. Frequency @ VDD = 3.3V



BeRex

•website: www.berex.com



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:700 ~ 1000MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14

Figure 27. Gain vs. Frequency over Major Attenuation States 50 40 30 Gain [dB] 20 10 0dB 0.25dB 0.5dB 0 1dB 2dB 4dB 8dB 16dB 31.75dB -10 700 800 900 1,000 Frequency [MHz]

Figure 28. Gain vs. Frequency vs VDD

Max Gain States

44

42

89

40

50


50


1,000

Frequency [MHz]


Figure 29. Input Return Loss vs. Frequency

over Temperature (Min¹ / Max Gain State)





Over Major Attenuation States




1.Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 31. Output Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)

1.Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 32. Output Return Loss vs. Frequency

over Major Attenuation States



BeRex

•website: www.berex.com



OIP3 [dBm]

25

20

700

High Gain, High Linearity wideband DVGA with addressable function

50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:700 ~ 1000MHz)

+105°C @ 5V

+25°C @ 3.3V

-40°C @ 3.3V

+105°C@ 3.3V

1,000

900

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14

Figure 33. OIP3 vs. Frequency vs. VDD
Over Temperature (Max Gain State)

35 +25°C @ 5V -40°C @ 5V

Figure 34. OIP3 vs. Frequency vs. VDD (15.75dB Attenuation State)




Figure 35. P1dB vs. Frequency vs. VDD

Frequency [MHz]

800

Over Temperature (Max Gain State)




Figure 36. Noise Figure vs. Frequency @ VDD = 5V

Over Temperature 10 +25°C @ 0dB -40°C @ 0dB +105°C @ 0dB 8 +25°C @ 15.75dB -40°C @ 15.75dB +105°C @ 15.75dB 6 NF [dB] 5 3 2 1 0 800 900 1,000 700 Frequency [MHz]

Figure 37. Noise Figure vs. Frequency @ VDD = 3.3V

Over Temperature 10 +25°C @ 0dB -40°C @ 0dB +105°C @ 0dB 8 +25°C @ 15.75dB -40°C @ 15.75dB 6 +105°C @ 15.75dB NF [dB] 5 3 2 1 0 800 900 1,000 700 Frequency [MHz]

BeRex

•website: www.berex.com



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:700 ~ 1000MHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 14

Figure 38. Attenuation Error vs Frequency




Figure 39. Attenuation Error vs Attenuation Setting




Figure 40. Attenuation Error at 700MHz vs Temperature




Figure 41. Attenuation Error at 800MHz vs Temperature





Figure 42. Attenuation Error at 900MHz vs Temperature



BeRex ●website: www.berex.com ●email: sales@berex.com 16




50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:1.7 ~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17

Table 17. 1.7 ~ 2.7GHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

Table 18. Typical RF Performance @ VDD = 5V

Parameter		Frequency			
Parameter	1800	2140	2650	MHz	
Gain ¹	38.3	37.9	36.7	dB	
\$11	-9.6	-12.1	-16.2	dB	
S22	-12.7	-15.9	-15.2	dB	
OIP3 ² @ ATT=0dB	36.8	36.9	36.6	dBm	
OIP3 ² @ ATT=15.75dB	35.3	35.0	33.6	dBm	
P1dB	21.7	21.3	21.7	dBm	
Noise Figure	1.3	1.3	1.4	dB	

^{1.} Gain data has PCB & Connectors insertion loss de-embedded

Figure 43. Gain vs. Frequency @ VDD = 5V





Table 19. Typical RF Performance @ VDD = 3.3V

Davamatav		Frequency			
Parameter	1800	2140	2650	MHz	
Gain ¹	37.4	37.0	35.7	dB	
\$11	-8.6	-10.9	-15.0	dB	
S22	-12.9	-14.9	-14.1	dB	
OIP3 ² @ ATT=0dB	34.3	33.7	33.0	dBm	
OIP3 ² @ ATT=15.75dB	32.4	31.5	29.7	dBm	
P1dB	18.7	18.4	18.3	dBm	
Noise Figure	1.3	1.3	1.4	dB	

^{1.} Gain data has PCB & Connectors insertion loss de-embedded

Figure 44. Gain vs. Frequency @ VDD = 3.3V



BeRex

•website: www.berex.com

^{2.} OIP3 $_$ measured with two tones at an output of 3dBm per tone separated by 1MHz.

^{2.} OIP3 $_$ measured with two tones at an output of 3dBm per tone separated by 1MHz.



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:1.7 ~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17

Figure 45. Gain vs. Frequency over Major Attenuation States 50 40 30 Gain [dB] 20 10 0 0.25dB 0.5dB -10 1dB 2dB 4dB 16dB 31.75dB -20 1,700 1,900 2,100 2,300 2,500 2,700 Frequency [MHz]

Figure 46. Gain vs. Frequency vs VDD Max Gain States 40 38 Gain [dB] 32 3 3V 30 1,700 1,900 2,100 2,300 2,500 2,700 Frequency [MHz]

Figure 47. Input Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)






Figure 48. Input Return Loss vs. Frequency



1.Min Gain was measured in the state is set with attenuation 31.75dB.


Figure 49. Output Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)



1.Min Gain was measured in the state is set with attenuation 31.75dB.

BeRex

Figure 50. Output Return Loss vs. Frequency



•website: www.berex.com •email: sales@berex.com 18



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:1.7 ~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17

Figure 51. OIP3 vs. Frequency vs. VDD




Figure 52. OIP3 vs. Frequency vs. VDD




Figure 53. P1dB vs. Frequency vs. VDD




Figure 55. Noise Figure vs. Frequency @ VDD = 3.3V





Figure 54. Noise Figure vs. Frequency @ VDD = 5V

Over Temperature



•website: www.berex.com



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:1.7~ 2.7GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 17

Figure 56. Attenuation Error vs Frequency




Figure 57. Attenuation Error vs Attenuation Setting




Figure 58. Attenuation Error at 1.8GHz vs Temperature




Figure 59. Attenuation Error at 2.14GHz vs Temperature





Figure 60. Attenuation Error at 2.65GHz vs Temperature



BeRex •website: www.berex.com •email: sales@berex.com 20




50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:3.3 ~ 4GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20

Table 20. 3.3 ~ 4GHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

The Capacitor locations(C1, C6) also can be changed according to the frequency band and bandwidth.

Table 21. Typical RF Performance @ VDD = 5V

Damanatan		Unit		
Parameter	3500	3700	3900	MHz
Gain ¹	34.8	34.7	34.5	dB
S11	-11.2	-10.1	-10.3	dB
S22	-9.7	-11.6	-16.3	dB
OIP3 ² @ ATT=0dB	36.6	35.6	35.5	dBm
OIP3 ² @ ATT=15.75dB	33.8	33.6	33.4	dBm
P1dB	20.7	19.8	18.8	dBm
Noise Figure	1.5	1.7	1.6	dB

^{1.} Gain data has PCB & Connectors insertion loss de-embedded

Figure 61. Gain vs. Frequency @ VDD = 5V





Table 22. Typical RF Performance @ VDD = 3.3V

Davanadan		Unit		
Parameter	3500	3700	3900	MHz
Gain ¹	33.4	33.1	33.0	dB
\$11	-10.5	-9.5	-9.5	dB
\$22	-10.3	-12.9	-17.0	dB
OIP3 ² @ ATT=0dB	34.4	34.2	33.8	dBm
OIP3 ² @ ATT=15.75dB	30.1	29.9	29.9	dBm
P1dB	17.4	16.5	15.6	dBm
Noise Figure	1.4	1.4	1.3	dB

^{1.} Gain data has PCB & Connectors insertion loss de-embedded

Figure 62. Gain vs. Frequency @ VDD = 3.3V



BeRex •website: www.berex.com

OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

^{2.} OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:3.3 ~ 4GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20


Figure 63. Gain vs. Frequency over Major Attenuation States 40 30 20 Gain [dB] 10 0 0.25dB 0.5dB 0dB -10 1dB 2dB 4dB 31.75dB 8dB 16dB -20 3,400 3,200 3,600 3,800 4,000

Figure 64. Gain vs. Frequency vs VDD **Max Gain States** 38 36 Gain [dB] 32 30 3 3V 28 3,200 3,400 3,600 3,800 4,000 Frequency [MHz]

Figure 65. Input Return Loss vs. Frequency


Frequency [MHz]

over Temperature (Min¹ / Max Gain State)





Over Major Attenuation States



1.Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 67. Output Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)

0 Output Return Loss [dB] +25°C @Max Gain -40 +25°C @Min Gain -40°C @Max Gain -50 -40°C @Min Gain +105°C @Max Gain +105°C @Min Gain -60 3,400 3,200 3,600 3,800 Frequency [MHz]




Figure 68. Output Return Loss vs. Frequency

1.Min Gain was measured in the state is set with attenuation 31.75dB.

•website: www.berex.com **BeRex**



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:3.3 ~ 4GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20

Figure 69. OIP3 vs. Frequency vs. VDD




Figure 70. OIP3 vs. Frequency vs. VDD





Figure 71. P1dB vs. Frequency vs. VDD






Figure 73. Noise Figure vs. Frequency @ VDD = 3.3V





Figure 72. Noise Figure vs. Frequency @ VDD = 5V Over Temperature





50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:3.3~ 4GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 20

Figure 74. Attenuation Error vs Frequency




Figure 75. Attenuation Error vs Attenuation Setting




Figure 76. Attenuation Error at 3.3GHz vs Temperature




Figure 77. Attenuation Error at 3.5GHz vs Temperature





Figure 78. Attenuation Error at 3.7GHz vs Temperature



BeRex

•website: www.berex.com




50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:4.4 ~ 4.9GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 23

Table 23. 4.4 ~ 4.9GHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

The Capacitor locations(C1, C4, C6, C8) also can be changed according to the frequency band and bandwidth.

Table 24. Typical RF Performance @ VDD = 5V

Damanadan		Frequency		
Parameter	4400	4650	4900	MHz
Gain ¹	33.0	32.9	32.8	dB
\$11	-15.2	-20.6	-16.6	dB
\$22	-6.8	-9.8	-12.8	dB
OIP3 ² @ ATT=0dB	36.6	38.2	37.0	dBm
OIP3 ² @ ATT=15.75dB	33.3	34.1	34.1	dBm
P1dB	21.0	19.6	19.4	dBm
Noise Figure	2.1	2.2	2.3	dB

^{1.} Gain data has PCB & Connectors insertion loss de-embedded

Figure 79. Gain vs. Frequency @ VDD = 5V





Table 25. Typical RF Performance @ VDD = 3.3V

Parameter		Unit		
Parameter	4400	4650	4900	MHz
Gain ¹	32.0	32.0	31.8	dB
\$11	-13.7	-18.2	-18.5	dB
\$22	-6.6	-9.6	-11.8	dB
OIP3 ² @ ATT=0dB	32.6	31.6	30.2	dBm
OIP3 ² @ ATT=15.75dB	29.0	29.3	28.0	dBm
P1dB	17.8	17.1	16.1	dBm
Noise Figure	1.7	1.8	1.9	dB

^{1.} Gain data has PCB & Connectors insertion loss de-embedded

Figure 80. Gain vs. Frequency @ VDD = 3.3V over Temperature



BeRex

•website: www.berex.com

^{2.} OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

^{2.} OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.



50MHz - 6000MHz


Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:4.4 ~ 4.9GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 23

Figure 81. Gain vs. Frequency over Major Attenuation States 40 30 20 Gain [dB] 10 0 0.5dB 0dB 0.25dB -10 1dB 2dB 4dB 8dB 16dB 31.75dB -20 4,400 4,500 4,600 4,700 4,800 4,900 Frequency [MHz]


Figure 82. Gain vs. Frequency vs VDD Max Gain States 36 34 **Gain** (dB) 30 28 3 31/ 26 4,400 4,500 4,600 4,700 4,800 4,900

Figure 83. Input Return Loss vs. Frequency






Frequency [MHz]




1.Min Gain was measured in the state is set with attenuation 31.75dB.





1.Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 86. Output Return Loss vs. Frequency



•website: www.berex.com

•email: sales@berex.com



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:4.4 ~ 4.9GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 23

Over Temperature (Max Gain State, ATT=0dB)

Figure 87. OIP3 vs. Frequency vs. VDD




Figure 88. OIP3 vs. Frequency vs. VDD





Figure 89. P1dB vs. Frequency vs. VDD



Over Temperature (Max Gain State, ATT=0dB)

4,900

Figure 91. Noise Figure vs. Frequency @ VDD = 3.3V





Figure 90. Noise Figure vs. Frequency @ VDD = 5V





50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:4.4~ 4.9GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 23

Figure 92. Attenuation Error vs Frequency




Figure 93. Attenuation Error vs Attenuation Setting




Figure 94. Attenuation Error at 4.4GHz vs Temperature




Figure 95. Attenuation Error at 4.65GHz vs Temperature





Figure 96. Attenuation Error at 4.9GHz vs Temperature



BeRex •website: www.berex.com




50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:5.5 ~ 5.8GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 26

Table 26. 5.5 ~ 5.8GHz RF Application Circuit



This value can be changed little by little according to the frequency band and bandwidth.

The Capacitor locations(C1, C3, C7) also can be changed according to the frequency band and bandwidth.

Table 27. Typical RF Performance @ VDD = 5V

Daniel de la constant	Frequ	Unit	
Parameter	5500	5800	MHz
Gain ¹	32.3	32.5	dB
\$11	-12.8	-20.3	dB
S22	-19.9	-12.1	dB
OIP3 ² @ ATT=0dB	35.3	32.5	dBm
OIP3 ² @ ATT=15.75dB	30.4	27.2	dBm
P1dB	17.5	16.0	dBm
Noise Figure	2.5	2.8	dB

^{1.} Gain data has PCB & Connectors insertion loss de-embedded

Table 28. Typical RF Performance @ VDD = 3.3V

Dawanatan	Frequ	Unit	
Parameter	5500	5800	MHz
Gain ¹	31.4	31.0	dB
\$11	-13.9	-21.4	dB
\$22	-16.7	-8.2	dB
OIP3 ² @ ATT=0dB	29.9	26.5	dBm
OIP3 ² @ ATT=15.75dB	28.7	22.9	dBm
P1dB	14.4	12.9	dBm
Noise Figure	2.4	2.7	dB

^{1.} Gain data has PCB & Connectors insertion loss de-embedded

Figure 97. Gain vs. Frequency @ VDD = 5V





Figure 98. Gain vs. Frequency @ VDD = 3.3V



BeRex

•website: www.berex.com

OIP3 _ measured with two tones at an output of 3dBm per tone separated by 1MHz.

^{2.} OIP3 $_$ measured with two tones at an output of 3dBm per tone separated by 1MHz



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:5.5 ~ 5.8GHz)


Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 26

Figure 99. Gain vs. Frequency over Major Attenuation States 40 30 20 Gain [dB] 10 0 OdB 0 25dB 0 5dB -10 1dB 2dB 4dB 8dB 16dB 31.75dB -20 5,700 5,800 5,600 5,500 Frequency [MHz]

Figure 100. Gain vs. Frequency vs VDD Max Gain States 35 33 **Gain** [dB] 29 27 25 5,500 5,600 5,700 5,800 Frequency [MHz]


Figure 101. Input Return Loss vs. Frequency

over Temperature (Min¹ / Max Gain State)





Over Major Attenuation States




1.Min Gain was measured in the state is set with attenuation 31.75dB.

Figure 103. Output Return Loss vs. Frequency over Temperature (Min¹ / Max Gain State)

0 Output Return Loss [dB] -20 +25°C @Max Gain -40 +25°C @Min Gain -40°C @Max Gain -50 -40°C @Min Gain +105°C @Max Gain -60 5,500 5,600 5,700 Frequency [MHz]

Figure 104. Output Return Loss vs. Frequency

over Major Attenuation States



1.Min Gain was measured in the state is set with attenuation 31.75dB.

BeRex

•website: www.berex.com



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:5.5 ~ 5.8GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 26

5,700

5,800

-40°C @ 3.3V

5,600

16

5,500

+105°C@ 3.3V

Figure 105. OIP3 vs. Frequency vs. VDD

Figure 107. P1dB vs. Frequency vs. VDD

Frequency [MHz]

Over Temperature (Max Gain State)





Figure 108. Noise Figure vs. Frequency @ VDD = 5V

Over Temperature 14 +25°C @ 0dB -40°C @ 0dB 12 +105°C @ 0dB +25°C @ 15.75dB 10 -40°C @ 15.75dB +105°C @ 15.75dE NF [dB] 8 6 4 2 0 5.600 5,700 5,500 5,800 Frequency [MHz]

Figure 109. Noise Figure vs. Frequency @ VDD = 3.3V



BeRex

•website: www.berex.com



50MHz - 6000MHz

Typical RF Performance Plot - BVA2761 EVK - PCB (Application Circuit:5.5 ~ 5.8GHz)

Typical Performance Data @ 25°C and VDD = 5V unless otherwise noted and Application Circuit refer to Table 26

Figure 110. Attenuation Error vs Frequency




Figure 111. Attenuation Error vs Attenuation Setting




Figure 112. Attenuation Error at 5.5GHz vs Temperature





Figure 113. Attenuation Error at 5.8GHz vs Temperature



1.Min Gain was measured in the state is set with attenuation 31.75dB



High Gain, High Linearity wideband DVGA with addressable function 50MHz - 6000MHz

Figure 114. Evaluation Board Schematic





Table 29. Application Circuit

Application Circuit Values Example								
Frequen	cy band	50MHz ~ 500MHz	700MHz ~ 1GHz	1.7GHz ~ 2.7GHz	3.3GHz ~ 4GHz	4.4GHz ~ 4.9GHz	5.5GHz ~ 5.8GHz	
	L1	270nH	33nH	5.6nH	1.5nH	1.5nH	1.2nH	
	C4	10nF	100pF	20pF	2.4pF	10pF	1pF	
AMP1	C5	NC	NC	NC	NC	NC	NC	
Matching	C6	10nF	100pF	20pF	10pF	10pF	3pF	
	C11	NC	NC	NC	NC	0.75pF	0.75pF	
·	C18	NC	NC	NC	0.3pF	0.5pF	0.5pF	
	L2	270nH	33nH	5.6nH	1.5nH	1.5nH	1.2nH	
·	C7	NC	NC	NC	0.5pF	0.5pF	0.8pF	
AMP2	C8	10nF	100pF	20pF	10pF	10pF	2pF	
Matching	С9	NC	NC	NC	NC	NC	NC	
·	C13	NC	NC	NC	NC	0.3pF	NC	
†	C14	10nF	100pF	20pF	3.3pF	1.8pF	0.75pF	



50MHz - 6000MHz

Figure 115. Evaluation Board PCB





[Bottom view]

Table 30. Bill of Material - Evaluation Board

No.	Ref Des	Qty	Part Number	REMARK
1	L1, L2	2	IND 0402	Refer to Table 29
2	C1, C12	2	CAP 0402 100nF	
3	C2, C10, C15	3	CAP 0402 100pF	
4	C3, C16, C17	3	CAP 0603 100nF	
5	C4, C6, C8, C14	4	CAP 0402	Refer to Table 29
6	C5, C7, C9, C11, C13, C18	6	CAP 0402	Refer to Table 29
7	J1	1	20pin Receptacle connector	2.54mm, female
8	J2	1	3pin x 3 Header array	2.54mm, male
9	J3, J4	2	2pin Header	2.54mm, male
10	J5, J6	2	SMA_END_LAUNCH	RF SMA Connector
11	J7	1	3pin Header	2.54mm, male
12	J8, J9	2	SMA_END_LAUNCH	RF SMA Connector



50MHz - 6000MHz

Figure 116. Suggested PCB Land Pattern and PAD Layout






Figure 117. Evaluation Board PCB Layer Information







50MHz - 6000MHz

Figure 118. Package Outline Dimension







NOTES:


- 1. Dimensioning and tolerancing conform to ASME Y14.5-2009.
- 2. All dimensions are in millimeters.
- 3. N is the total number of terminals.
- 4. The location of the marked terminal #1 identifier is within the hatched area.
- ND and NE refer to the number of terminals each D and E side respectively.
- Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.3mm from the terminal tip. If the terminal has a radius on the other end of it, dimension b should not be measured in that radius area.
- 7. Coplanarity applies to the terminals and all other bottom surface metallization.

Symbel Thickness Min A 0.80	Nomi		Max	Nete
Δ 0.80	0.9			Note
1 0.00		90	1.00	
A1 0.00	0.0	12	0.05	
A3	0.20	Ref.		
b 0.15	0.2	25	0.30	6
D	5.00	BSC		
E	5.00	BSC		
е	0.50	BSC		
D2 3.05	3.1	10	3.15	
E2 3.05	3.1	10	3.15	
K 0.2		-		
L 0.30	0.4	10	0.50	
ممم	0.0	15		
bbb	0.1	.0		
ССС	0.1	0		
ddd	0.0	15		
eee	0.0	18		
N	3	2		3
ND	8	3		5
NE	8	}		5



50MHz - 6000MHz

Figure 119. Tape & Reel



- 1. 10 sprocket hole pitch cumulative tolerance 0.2/-0.2
- 2. Camber not to exceed 1mm in 250mm.
- 3. Material: Black conductive Polystyrene.
- 4. Ao and Bo measured on a plane 0.3mm above the bottom of the pocket
- Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- Pocket center position relative to sprocket hole center measured as true position center of pocket, not pocket hole center.
- 7. Pocket center and pocket hole center must be same position.

Packag	ing information:
Tape Width	12mm
Reel Size	7"
Device Cavity Pitch	8mm
Devices Per Reel	1K

Figure 120. Package Marking



Marking information:	
BVA2761	Device Name
YY	Year
ww	Work Week
XX	Wafer Run Number

BeRex

•website: www.berex.com

●email: <u>sales@berex.com</u>



50MHz - 6000MHz

Lead plating finish

100% Tin Matte finish

(All BeRex products undergoes a 1 hour, 150 degree C, Anneal bake to eliminate thin whisker growth concerns.)

MSL / ESD Rating

ESD Rating: Class 1C

Value: ±1000V

Test: Human Body Model (HBM)

Standard: JEDEC Standard JS-001-2017

MSL Rating: Level 1 at +260°C convection reflow

Standard: JEDEC Standard J-STD-020



Proper ESD procedures should be followed when handling this device.

RoHS Compliance

This part is compliant with Restrictions on the use of certain Hazardous Substances in Electrical and Electronic Equipment (RoHS) Directive 2011/65/EU as amended by Directive 2015/863/EU.

This product also is compliant with a concentration of the Substances of Very High Concern (SVHC) candidate list which are contained in a quantity of less than 0.1%(w/w) in each components of a product and/or its packaging placed on the European Community market by the BeRex and Suppliers.

NATO CAGE code:

|--|