

Product Description

The BVA3143 is a digitally controlled variable gain amplifier (DVGA) in a 6mm x 6mm LGA package, with a frequency range of 3300 to 3800 MHz and an operating VDD of 5.0V.

BVA3143 is high performance and high dynamic range makes it ideally suited for use in 5G/LTE wireless infrastructure and other high performance wireless RF applications.

The BVA3143 is an integration of a high performance digital 7bit step attenuator (DSA) that provides a 31.75 dB attenuation range in 0.25 dB steps, and high linearity broadband gain block amplifiers featuring high ACP and P1dB.

The BVA3143 digital control interface supports serial programming of the attenuator, and includes the reference gain (max gain, bypass) state on the Parallel programming .

The BVA3143 is integrated of two gain blocks (AMP1, AMP2), a digital step attenuator (DSA) and high linearity amplifier (AMP3).

Implementation requires only a few external components, such as matching capacitors on the Input and Output pins. (Don't need DC Blocking Capacitor)

Figure 1. Functional Block Diagram




Figure 2. Package Type



28-Pin 6mm x 6mm x 0.95mm LGA

Device Features

- 28-Pin 6mm x 6mm x 0.95mm LGA Package
- Integrated Amp1 + DSA + Amp2 + Amp3
- A Single +5.0V supply
- 3300 - 3800MHz Frequency Range
- 40dB Gain @ 3.55GHz
- 3.9dB Noise Figure at max gain setting @ 3.55GHz
- 26.2dBm Output P1dB @ 3.55GHz
- 42dBm Output IP3 @ 3.55GHz
- ACP at 3.55GHz, 50dBc
 - Pre5G 100MBW ($\pm 100\text{MHz}$ offset) $\geq 15.5\text{dBm}$
 - LTE 20MBW(FDD E-TM3.1, 100RB, $\pm 20\text{MHz}$ offset) $\geq 16.5\text{dBm}$
- Attenuation: 0.25 dB step up to 31.75 dB
- Glitch-less attenuation state transitions
- High attenuation accuracy
 - $\pm(0.25\text{dB} + 5\% \times \text{Atten})$ @ 3.3-3.8GHz
- Programming Interface
 - Serial / Parallel (Bypass Mode)
- Lead-free/RoHS2-compliant SiP LGA SMT Package

Application

- 5G/4G/3G wireless Infrastructure
- Small Cells
- Repeaters

Table 1. Electrical Specifications¹

Typical Performance Data @ 25° and VDD = 5.0V, ATT=0dB state (Max. gain) unless otherwise noted. (De-embedded PCB and connector Loss)

Parameter		Condition	Min	Typ	Max	Unit
Operational Frequency Range			3300		3800	MHz
Gain		Attenuation = 0dB, at 3550MHz	37.2	39.7	42.2	dB
Attenuation Control range		0.25dB step		0 - 31.75		dB
Attenuation Step				0.25		dB
Attenuation Accuracy	3.3GHz - 3.8GHz	Any bit or bit combination	-(0.25 +5% of ATT. setting)		+(0.25 +5% of ATT. setting)	dB
Return loss	Input Return Loss	Attenuation = 0dB		15		dB
	Output Return Loss			15		
Output Power for 1dB Compression		Attenuation = 0dB , at 3550MHz		26.2		dBm
Output Third Order Intercept Point		Attenuation = 0dB, at 3550MHz	38	43		dBm
		Pout= +5dBm/tone $\Delta f = 1$ MHz.				
Noise Figure		Attenuation = 0dB, at 3550MHz		3.9		dB
Switching time		50% CTRL to 90% or 10% RF		275		ns
Supply voltage (VDD)		DSA (SPI)	3.3	5	5.5	V
		AMP	4.85	5	5.15	V
Supply Current		AMP1+DSA+AMP2+AMP3	270	310	350	mA
Control Interface		Serial mode		8		Bit
Control Voltage		Digital input high	1.17		3.6	V
		Digital input low	-0.3		0.63	V
Impedance				50		Ω

Table 2. Typical RF Performance¹

Parameter	Frequency			Unit
	3350	3550	3750	
Frequency	3350	3550	3750	MHz
Gain	39.3	39.7	39.3	dB
S11	-16	-18	-16	dB
S22	-16	-15	-14	dB
OIP3 ²	43	43	42	dBm
P1dB	26.7	26.2	25.7	dBm
LTE20M ACP ³	63	63	63	dBc
Pre5G 100M ACP ⁴	57	57	56	dBc
N.F	3.5	3.9	4.2	dB

¹ Device performance _ measured on a BeRex evaluation board at 25°C, VDD=+5.0V, 50 Ω system. measure on Evaluation Board De-embedded PCB and Connector Loss.

² OIP3 _ measured with two tones at an output of +5 dBm per tone separated by 1MHz.

³ LTE set-up: 3GPP LTE, FDD E-TM3.1, 20MHz BW, ±20MHz offset, PAR 9.81 at 0.01% Prob. Output power 10dBm. Applied the Noise correlation function of Instrument.

⁴ 5G set-up: 3GPP Pre5G, 100MHz BW, ±100MHz offset. Output Power 10dBm. Applied the Noise correlation function of Instrument.

Table 3. Absolute Maximum Ratings¹


Parameter	Min	Typ	Max	Unit
Supply Voltage (VDD)	-0.3		5.5	V
Supply Current			580	mA
Digital input voltage	-0.3		3.6	V
Maximum input power			+20	dBm
Storage Temperature	-55		+150	°C

¹ Operation of this device above any of these parameters may result in permanent damage.

Table 4. Recommended Operating Conditions¹


Parameter	Min	Typ	Max	Unit
Bandwidth	3300		3800	MHz
Supply Voltage (VDD)	4.85	5	5.15	V
Operating Temperature	-40		+105	°C
Thermal Resistance (θ _{Jc})		21.77		°C/W

¹ Specifications are not guaranteed over all recommended operating conditions.

Figure 4. Serial Interface Timing Diagram

Table 6. Serial Interface AC Characteristics

VDD= 5.0V with DSA only, -40°C ≤ TA ≤ 105°C, unless otherwise specified

Symbol	Parameter	Min	Max	Unit
F_{CLK}	Serial data clock frequency		10	MHz
T_{CLKH}	Serial clock HIGH time	30		ns
T_{CLKL}	Serial clock LOW time	30		ns
T_{LESU}	Last Serial clock rising edge setup time to Latch Enable rising edge	10		ns
T_{LEPW}	Latch Enable minimum pulse width	30		ns
T_{SISU}	Serial data setup time	10		ns
T_{SIH}	Serial data hold time	10		ns
T_{DISU}	Parallel data setup time	100		ns
T_{DIH}	Parallel data hold time	100		ns
T_{PSSU}	Parallel / Serial setup time	100		ns
T_{PSIH}	Parallel / Serial hold time	100		ns
T_{ASU}	Address setup time	100		ns
T_{AH}	Address hold time	100		ns
T_{PD}	Digital register delay (internal)		10	ns

Figure 5. Pin Configuration

Table 7. Pin Description


Pin	Pin name	Description
1	LE ¹	Serial Latch Enable Input. When LE is high, latch is clear and content of SPI control the attenuator. When LE is low, data in SPI is latched.
2	DATA	Serial Data Input. The data and clock pins allow the data to be entered serially into SPI and is independent of Latch state.
3	CLK	Serial Clock Input.
4	P/S	The P/S bit provides this selection, P/S=Low selecting the Parallel Interface which is the Max. gain state (Bypass Mode, ATT=0dB) and either P/S=High selecting or floating for the Serial Interface.
6	RF IN	RF Input, matched to 50 ohm. Internally DC blocked.
8	VDD_AMP1/AMP2	Supply Voltage to AMP1 and AMP2. This pin is connected internally to bypass capacitors followed by inductor inside the module.
14	VDD_AMP3	Supply Voltage to AMP3. This pin is connected internally to bypass capacitors followed by inductor inside the module.
16	RF OUT	RF output, matched to 50 ohm. Internally DC blocked.
22	N/C	No connect or open. This pin is not connected.
28	VDD_SPI	SPI and DSA DC supply. This pin is connected to bypass capacitor internally.
5, 7, 9-13, 15, 17-21, 23-27	GND	RF/DC Ground
Backside Pad	GND	RF/DC Ground

Note: 1. LE must be Pulled-up to 1.17V–3.6V to use the Bypass Mode when P/S = Low (Bypass mode, ATT=0dB)

Figure 6. Internal Function Block Diagram

The BVA3143 is integrated of two gain block (AMP1, AMP2), a digital step attenuator (DSA) and high linearity amplifier (AMP3). Additionally, the BVA3143 includes an internal bias and RF matching circuits to improve the RF performance at 3.3GHz - 3.8GHz.

The Internal structure of the Package is shown below.



Typical RF Performance Plot - BVA3143 EVK

Typical Performance Data @ 25° and VDD = 5.0V unless otherwise noted. (All data de-embedded PCB and Connector Loss)





Table 9. Typical Performance : 3550MHz

parameter	Typical Values			Units
Frequency	3550	3550	3550	MHz
VDD	4.85	5	5.15	Vdc
Current	290	310	330	mA
Gain	39.6	39.7	39.8	dB
S11	-18	-18	-18	dB
S22	-15	-15	-15	dB
OIP3 ¹	42	43	43.5	dBm
P1dB	26	26.2	26.4	dBm
Noise Figure	3.9	3.9	3.9	dB
LTE20MHz ACP ²	63	63	63.5	dBc
Pre5G 100MHz ACP ³	57	57	57.5	dBc

¹ OIP3 _ measured with two tones at an output of 5 dBm per tone separated by 1 MHz.







² LTE set-up: 3GPP LTE, FDD E-TM3.1, 20MHz BW, ±20MHz offset, PAR 9.81 at 0.01% Prob. Output Power 10dBm. Applied the Noise correlation function of Instrument.

³ Pre5G set-up: 3GPP Pre5G, 100MHz BW, ±100MHz offset. Output Power 10dBm. Applied the Noise correlation function of Instrument.

Figure 7. Gain vs Frequency @Max Gain state

Figure 8. Gain vs Frequency @Min Gain state

Figure 9. Gain vs VDD @Max Gain state

Figure 10. Gain vs VDD @Min Gain state








Typical RF Performance Plot - BVA3143 EVK

 Typical Performance Data @ 25°C and $V_{CC} = 5.0V$ unless otherwise noted. (All data de-embedded PCB and Connector Loss)

Figure 11. Input Return Loss vs Frequency @ Max Gain State

Figure 12. Input Return Loss vs Frequency @ Min Gain State

Figure 13. Output Return Loss vs Frequency @ Max Gain State

Figure 14. Output Return Loss vs Frequency @ Min Gain State

Figure 15. Gain vs Attenuation Settings

Figure 16. Attenuation Error vs Frequency


Typical RF Performance Plot - BVA3143 EVK

Typical Performance Data @ 25°C and VDD = 5.0V unless otherwise noted. (All data de-embedded PCB and Connector Loss)


Figure 17. Attenuation Error vs Temp vs Attenuation Settings @3550MHz

Figure 18. Attenuation Error vs Frequency vs Attenuation Settings

Figure 19. OIP3 vs Frequency vs Output Power ATT=0dB (Max Gain), 1MHz interval

Figure 20. OIP3 vs Frequency vs Output Power ATT = 15dB, 1MHz interval

Figure 21. OIP3 vs VDD vs Output Power Fo = 3550MHz, ATT=0dB (Max Gain), 1MHz interval

Figure 22. OIP3 vs VDD vs Output Power Fo = 3550MHz, ATT=15dB, 1MHz interval


Typical RF Performance Plot - BVA3143 EVK




Typical Performance Data @ 25°C and VDD = 5.0V unless otherwise noted. (All data de-embedded PCB and Connector Loss)

Figure 23. OIP3 vs Temp. vs Output Power


Fo = 3550MHz, ATT=0dB (Max Gain), 1MHz interval


Figure 24. Pin-Pout-Gain (OP1dB)


@ 3550MHz


Figure 25. OP1dB vs Temp vs Frequency

Figure 26. OP1dB vs VDD vs Frequency

Figure 27. ACP vs Frequency vs Pout

ATT=0dB (Max Gain), Pre5G 100MBW


Figure 28. ACP vs Frequency vs Pout

ATT=15dB, Pre5G 100MBW




Typical RF Performance Plot - BVA3143 EVK


Typical Performance Data @ 25° and VDD = 5.0V unless otherwise noted. (All data de-embedded PCB and Connector Loss)

Figure 29. ACP vs VDD vs Pout



FO=3550MHz, ATT=0dB (Max Gain), Pre5G 100MBW


Figure 30. ACP vs VDD vs Pout

FO=3550MHz, ATT=15dB, Pre5G 100MBW


Figure 31. ACP vs Temp. vs Pout

Fo = 3550MHz, ATT=0dB (Max Gain), Pre5G 100MBW


Figure 32. Noise Figure vs Temp vs Frequency @ Max Gain State


Typical RF Performance Plot - BVA3143 EVK

Typical Performance Data @ 25° and VDD = 5.0V unless otherwise noted. (All data de-embedded PCB and Connector Loss)

Figure 33. ACP Plot

@ 3550MHz, 10dBm, Pre5G 100MBW




Figure 34. ACP Plot

@ 3550MHz, 50dBc, Pre5G 100MBW



Figure 35. ACP Plot

@ 3550MHz, 50dBc, LTE20MHz (E-TM1.1 100RB)





Figure 36. Evaluation Board Schematic

Table 10. Bill of material

No.	Ref. Number	Value	Description	Manufacturer
1	R2	100KΩ	Resistor, 0603, Chip, 5%	KOA Speer
2	R3	200KΩ	Resistor, 0603, Chip, 5%	KOA Speer
3	R6	0Ω	Jumper Resistor, 0603, Chip	KOA Speer
4	R7	0Ω	Jumper Resistor, 0603, Chip	KOA Speer
5	R8	0Ω	Jumper Resistor, 0603, Chip	KOA Speer
6	C4	100nF	Capacitor, 0402, Chip, 5%	Murata
7	C6	100pF	Capacitor, 0402, Chip, 5%	Murata
8	C7	100nF	Capacitor, 0402, Chip, 5%	Murata
9	C8	100pF	Capacitor, 0402, Chip, 5%	Murata
10	C9	100pF	Capacitor, 0402, Chip, 5%	Murata
11	C10	100nF	Capacitor, 0402, Chip, 5%	Murata
12	C11	1uF	Capacitor, 0603, Chip, 5%	Murata
13	C12	1nF	Capacitor, 0603, Chip, 5%	Murata
14	C13	0.3pF	Capacitor, 0402, Chip, ±0.1pF	Murata
15	C14	0.7pF	Capacitor, 0402, Chip, ±0.1pF	Murata
16	SMA1	SMA	SMA(F) Connector, PCB Mount, PSF-S01-007	Gigalane
17	SAM2	SMA	SMA(F) Connector, PCB Mount, PSF-S01-007	Gigalane
18	J1	20pin	Receptacle Connector, 5-532955-3, Female,RT/A Dual	AMP Connectors
19	J2	3pin	2.54mm Breakaway Male Header, Straight, Black	
20	J9	4pin	2.54mm Breakaway Male Header, Straight, Black	
21	R1,C1,C2,C3,C5	NC	Not connected	



Figure 37. Evaluation Board Layout

Figure 38. Evaluation Board PCB Layer Information






Figure 39. Suggested PCB Land Pattern and PAD Layout


Figure 40. Packing Outline Dimension

Notes

1. All dimensions are in millimeters. Angles are in degrees
2. Dimension and tolerancing conform to ASME Y14.5M-1994.

Figure 41. Package Marking Information


YY = Year
 WW = Working Week
 XXX = Wafer Lot Number

Figure 42. Tape and Reel


Lead Plating Finish

100% Tin Matte finish

(All BeRex products undergoes a 1 hour, 150 degree C, Anneal bake to eliminate thin whisker growth concerns.)

MSL / ESD Rating

ESD Rating : Class1C
Value : Passes > 1000V
Test : Human Body Model (HBM)
Standard : JEDEC Standard JS-001-2017

ESD Rating : ClassC3
Value : Passes > 1000V
Test : Charged Device Model (CDM)
Standard : JEDEC Standard JESD22-C101F

MSL Rating : MSL3 at +260°C convection reflow
Standard : JEDEC Standard J-STD-020



Proper ESD procedures should be followed when handling the device.

RoHS Compliance

This part is compliant with Restrictions on the use of certain Hazardous Substances in Electrical and Electronic Equipment (RoHS) Directive 2011/65/EU as amended by Directive 2015/863/EU.

This product also is compliant with a concentration of the Substances of Very High Concern (SVHC) candidate list which are contained in a quantity of less than 0.1%(w/w) in each components of a product and/or its packaging placed on the European Community market by the BeRex and Suppliers.

NATO GAGE Code :

2	N	9	6	F
---	---	---	---	---