

$\begin{array}{c} \textbf{Process C1226} \\ \textbf{CMOS 1.2} \mu \, \textbf{m} \\ \textbf{100V CMOS, Double Metal - Double Poly} \end{array}$

Electrical Characteristics

T = 25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments	
N-Channel High Voltage Transistor							
Threshold Voltage	HVT _N	0.70	0.90	1.10	V		
Punch Through Voltage	HVBVDSS _N	120			٧		
ON Resistance	HVPR _{0N}	550	700	850	Ω	W/L = 147/5	
Operating Voltage			$V_{GS} = 5V$				
			$V_{DS} = 100V$				
N-Channel Low Voltage Transistor							
Threshold Voltage	VT _N	0.30	0.45	0.65	٧	100x1.5μm	
Body Factor	γΝ		0.475		V1/2	100x1.5μm	
Conduction Factor	βN	64	78	92	μA/V ²	100x100μm	
Effective Channel Length	Leff _N		1.35		μm	100x1.5μm	
Width Encroachment	ΔW_N		0.4		μm	Per side	
Punch Through Voltage	BVDSS _N	5	12		V		
Poly Field Threshold Voltage	VTFP _N	8	15		V		

	Symbol	Minimum	Typical	Maximum	Unit	Comments	
P-Channel High Voltage Transistor							
Threshold Voltage	HVT₽	-0.70	-0.90	-1.10	V		
Punch Through Voltage	HVBVDSS _P	-120			V		
ON Resistance	HVPR _{0N}	2000	2500	3000	Ω	W/L = 139/5	
Operating Voltage			$V_{GS} = 5V$				
			$V_{DS} = 100V$		V		
P-Channel Low Voltage Transistor							
Threshold Voltage	VT _P	-0.65	-0.45	-0.30	V	100x1.5μm	
Body Factor	γР		0.6		V1/2	100x1.5μm	
Conduction Factor	βР	20	25	30	μ A/V ²	100x100μm	
Effective Channel Length	Leff _P		1.5		μm	100x1.5μm	
Width Encroachment	ΔW_{P}		0.4		μm	Per side	
Punch Through Voltage	BVDSS _P	-5	-12		V		
Poly Field Threshold Voltage	VTF _{P(P)}	-8	-12		V		

© 2001 IMP, Inc. 69

Process C1226

Physical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material p<100>						
Well (field) Sheet Resistance	$\rho_{\text{N-well(f)}}$	1.0	1.7	2.4	ΚΩ/□	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	X _{jN+}		0.3		μm	
P+ Sheet Resistance	ρ_{P^+}	60	110	150	Ω/\Box	
P+ Junction Depth	X _{jP+}		0.3		μm	
High-Voltage Gate Oxide Th	HT _{GOX}		24		nm	
Gate Oxide Thickness	T _{GOX}		24		nm	
Interpoly Oxide	IPox	33.6	42.0	50.4	nm	
Gate Poly Sheet Resistance	ρ _{POLY1}		30.0		Ω/\Box	
Metal-1 Sheet Resistance	ρ_{M1}		45		mΩ/□	
Metal-2 Sheet Resistance	ρ_{M2}		29		mΩ/□	
Passivation Thickness	T _{PASS}		200+900		nm	oxide+nit.

High Voltage Section Rules

Layout Rules

Min Channel Width	4.0μm	Diffusion Overlap of Contact	1.0μm
Min Spacing, Active Region, 5V	2.0μm	Poly Overlap of Contact	1.0μm
Poly1 Width/Space	1.5/2.0μm	Contact to Poly Space	1.5μm
Poly2 Width/Space	3.0/2.0μm	Metal-1 Overlap of Contact	1.0μm
Contact Width/Space	1.5/1.5μm	Minimum Pad Opening	65x65μm
Via Width/Space	1.5/1.5μm	Minimum Pad to Pad Spacing	5.0μm
Metal-1 Width/Space	2.5/1.5μm	Minimum Pad Pitch	80μm
Metal-2 Width/Space	2.5/1.5µm		