C2161PX2 and C2162PX2 Datasheet

Primary Sensing SMPS Controller For Offline Applications

ADVANTAGES

- Low cost bipolar primary switch
- Tight tolerance CV/CC operation
- Low component count
- High efficiency (Energy Star 2.0 compliance with margin)
- < 30 mW no-load power consumption (Five star rating)
- Programmable maximum switching frequency
- Programmable output cable compensation up to 10%

C2161PX2
C2162PX2
SOT23-6

FEATURES

- Advanced primary sensing controller achieves true CV/CC output characteristic without opto-coupler
- Full featured protection for over-temperature, input over-voltage, input under-voltage, output short-circuit
- Advanced PFM/PWM control and quasi-resonant switching for increased efficiency
- Switching timing jitter spreads RF spectral emissions, eases EMC compliance
- SOT23-6 package

APPLICATIONS

Universal input mobile phone and USB chargers.

Universal standby and auxiliary power supplies up to 8 W using C2162PX2 (up to 4 W using C2161PX2).



Figure 1: Typical Application Circuit

BLOCK DIAGRAM



Figure 2: C2161PX2 and C2162PX2 Block Diagram

PIN DEFINITIONS



Figure 3: C2161PX2 and C2162PX2 Pin Assignment

VDD Pin

The VDD pin supplies power to the chip and dictates the operating mode (Run or Sleep).

FB Pin

The FB pin is used to sense the transformer winding voltage waveform, scaled and AC-coupled by an external RC network (Rfb1, Rfb2 and Cfb in Figure 4).

CS Pin

The CS pin senses the primary switch current via the current sensing resistor (Rcs in Figure 4).

RC Pin

The RC timing network connected to the RC pin (shown as Rosc, Cosc in Figure 4) defines both the required maximum switching frequency F_{MAX} and the cable compensation.

ED Pin

The ED pin is connected to the emitter of the external bipolar junction transistor (Q1 in Figure 4).

GND Pin

The GND pin provides the ground reference.

TYPICAL APPLICATION

The C2161PX2 and C2162PX2 controllers are intended primarily for 5 V cellular telephone chargers meeting the 5-star energy saving requirements, but are equally applicable to other off-line applications up to 8 W requiring low standby power and high efficiency. A high degree of configurability allows a wide range of applications to be met at minimum cost. A typical application circuit is shown in Figure 4.



Figure 4: Universal Input 4 W Charger

Typical 4 W Charger Performance

Input	V_{IN}	85 - 265 V ac
Output	V_{OUTNOM}	5 V dc (± 5%)
	I_{OUTNOM}	800mA dc (-0/+10%)
Cable compensation	G_{CAB}	8 %
Average Typical Efficiency (including cable)	K_{EFF}	> 70%
No-load input power consumption	P_{INSTBY}	< 30 mW
Over-temperature protection (OTP)	T_{SH}	115 ºC
Start-up time	t_{START}	< 1 s
Short-circuit input power	P_{INSC}	< 1 W

PRINCIPLE OF OPERATION

Parameters used in equations are explained in the Electrical Characteristics section.

Power-Up/Power-Down Sequences

The C2161PX2 and C2162PX2 controllers are powered via the VDD pin. When the line input is first applied, a small amount of current ($I_{DDSLEEP}$) is drawn from the rectified mains input via a high value start up resistor (Rht in Figure 4). When the voltage on the VDD pin (V_{DD}) reaches a level V_{DDRUN} the controller wakes up, demands more supply current (I_{DDREG}) and enters the Initialise mode (see Figure 5). The controller stays in Initialise for a short time during which internal circuits are enabled and then changes to Run mode. In Run mode, the controller uses an internal shunt regulator to regulate V_{DD} at V_{DDREG}.

If the VDD pin voltage drops $\Delta V_{DDSLEEP}$ below V_{DDREG} the controller goes back into Sleep mode, reducing the supply current demand. The system will restart when input power is restored and V_{DD} reaches V_{DDRUN} again. To achieve a smooth power up sequence the VDD reservoir capacitor (Cdd in Figure 4) needs to be large enough to sustain the supply over the Initialise period and the first few cycles of Run mode, until the auxiliary rail voltage supply is established.



Figure 5: VDD Pin Waveform (V_{DD})

Mode	Description
Sleep	From initial application of power or from Run mode if V_{DD} falls below $\Delta V_{DDSLEEP}$ below V_{DDREG}, the controller changes to Sleep mode. Non-essential controller circuits are powered down and the external switching transistor (Q1) is held off. Exit from Sleep mode occurs when V_{DD} rises above V_{DDRUN} and the controller moves to the Initialise mode.
Initialise	When Initialise mode is entered, internal controller circuits are initialised and two clock cycles are issued, after which the controller changes from Initialise to Run mode.
Run	Converter operation continues. The shunt regulator controls V_{DD} to V_{DDREG}. If V_{DD} falls $\Delta V_{DDSLEEP}$ below V_{DDREG}, the controller ceases power conversion and reverts to Sleep mode.

Table 1: Summary of Controller Modes

Constant Voltage and Constant Current (CV/CC) Operation

The C2161PX2 and C2162PX2 controllers achieve constant voltage and constant current output within tight limits without the need for any secondary sensing components, by sensing the primary side waveforms of transformer voltage and primary switch current. Figure 6 shows the output characteristics of a typical phone charger implemented with the C2161PX2 and C2162PX2.



Figure 6: Achievable Charger Output Characteristic Using C2161PX2 and C2162PX2

Switching Waveforms

Typical switching waveforms for the FB, CS and RC inputs are shown with the ED output in Figure 7.



Figure 7: Typical Waveforms: ED, FB, CS, RC pins

Constant Voltage (CV) Regulation

Constant voltage regulation is achieved by sensing the FB input, which is AC coupled to the auxiliary winding of the transformer, as shown in Figure 4. The FB pin is internally biased to V_{FBBIAS}. A typical voltage waveform seen on this pin is shown in Figure 7.

The waveform is analysed and sampled at t_{SAMP} to derive an estimate of the reflected output voltage. The t_{SAMP} point is identified by the change in slope of the transformer auxiliary winding waveform (as sensed by the FB input) immediately prior to the zero crossing. The difference between the sampled voltage and the FB regulation voltage (V_{FBREG}) is used to derive the system power demand and close the voltage control loop.

The regulated output voltage is determined by the selection of the potential divider resistors (Rfb1, Rfb2 in Figure 4) and the chosen transformer turns ratio. The total parallel combination of these resistors should be typically less than 120 Ω to prevent unwanted effects of stray capacitance. The tolerances of Rfb1 and Rfb2 effect output voltage regulation and would typically be chosen to be 1% or better. Values of Rfb1, Rfb2 and Cfb are given by the equations:

Rfb2 = 120 Ω

Cfb = 47nF ± 20%

$$Rfb1 = \frac{Rfb2\left(V_{OUTNOM}\frac{N_A}{N_S} - \Delta V_{FBREG}\right)}{\Delta V_{FBREG}}$$

Constant Current (CC) Regulation

The current flowing through the transformer primary winding is sensed on the CS pin by the voltage generated across the current sensing resistor (Rcs in Figure 4). The voltage seen on the CS pin is a negative-going voltage waveform as shown in Figure 7. When the voltage on the CS pin exceeds a (negative) threshold V_{CSTHR}, the primary switching transistor is rapidly turned off. The internal loop controller regulates the CS voltage threshold (V_{CSTHR} in Figure 7) between V_{CSMIN} and $V_{CSMAX,}$ based on the average CS input voltage and CC regulation set point (V_{CSCC}) to achieve constant output current regulation. Blanking is provided for a period of t_{CSB1} to prevent false triggering due to leading edge spikes in the waveform.

Constant Current regulation is determined by the transformer turns ratio and the value of Rcs. The value of Rcs is determined by the required output current (I_{OUT}) and transformer primary-secondary turns ratio (N_P/N_S) according to the approximation:

$$Rcs \approx \left(\frac{N_P}{N_S}\right)\left(\frac{V_{CSCC}}{I_{OUT}}\right)$$

The tolerance of Rcs has a direct relationship to the accuracy of the output current limit and is typically chosen to be 1%.

Cable Drop Compensation

The C2161PX2 and C2162PX2 controllers adjust the output voltage of the power supply to compensate for the voltage drop seen in the output cable. The amount of compensation applied (G_{CAB}) is programmed by the value of the capacitor connected to the RC pin, (Cosc in Figure 4) according to the equation:

$$Cosc = \frac{K_{CAB}}{G_{CAB}}$$

Drive Pulse and Frequency Modulation

The C2161PX2 and C2162PX2 control both the primary switch peak current and the switching frequency in response to the power demanded by the application load. The controller ensures that power conversion is performed in discontinuous conduction mode (DCM) at all times. The switching frequency is varied over a range F_{NOM} to F_{MIN}, with a hard limit at F_{MAX}. The maximum and minimum switching frequencies are determined from the full-load frequency F_{NOM} (chosen in the range 40 to 66 kHz) by the equations:

$$F_{MAX} = \frac{1}{K_{OSC}.\tau_{RCOSC} + t_{RCRST}} \qquad F_{MIN} = \frac{F_{MAX}}{K_{FRANGE}}$$

The oscillator time constant τ_{RCOSC} is controlled by external components Cosc, Rosc so that:

$$\tau_{RCOSC} = R_{OSC}.C_{OSC}$$

Duty Cycle Control

The maximum duty cycle is set by the primary-secondary turns ratio (N_P/N_S) of the transformer (typically 16:1 for a 5 V output). For a typical universal input offline application, a maximum duty cycle of 50% is chosen for the minimum rectified supply voltage (typically 80 V_{DC}).

Soft Switching

Zero current (quasi-resonant) switching is used to minimise the switching losses in the primary switch, thereby increasing efficiency and introducing frequency jitter, to spread the RF emissions spectrum. The primary switching BJT is turned on when the voltage across it is a minimum (as detected by the FB input), minimising the capacitive switching losses and reducing the RF emissions.

Cascode Switching

The primary switch is connected in cascode configuration to ensure fast and efficient switching using low-cost bipolar transistors, e.g. MJE13002, STX13003, STBV42, STBV45, TS13003MV. The slew rate of the ED drive pin is limited to minimise conducted and radiated EMI.

Protection Features

Short-Circuit Protection

If required, the application circuit can be forced to hiccup if the output is short-circuit. This is achieved by designing the auxiliary winding on the transformer (T1) so that the auxiliary rail voltage (at the cathode of Daux) is too low, allowing the VDD pin to fall by at least $\Delta V_{DDSLEEP}$ below V_{DDREG}. The controller will repeatedly switch between Sleep and Run modes, resulting in low power consumption. (When the short-circuit condition is removed, the application returns to normal operation.)

Over Voltage Protection (OVP)

The switching operation is inhibited when the rectified input voltage falls outside the normal working range, defined by V_{OVP}. The value is defined by the nominal output voltage (V_{OUTNOM}), the primary-secondary turns ratio (N_P/N_S) and other IC parameters by the equation:

$$V_{OVP} \approx V_{OUTNOM} \frac{N_P}{N_S} \frac{V_{FBBIAS}}{\Delta V_{FBREG}}$$

Over Temperature Protection (OTP)

The on-chip OTP is triggered if the junction temperature exceeds the threshold T_{SH}, shutting down the controller. To prevent possible damage to the PCB, the OTP prevents restarting until the temperature has dropped to ($T_{SH} - T_{SHHYST}$).

Primary Switch Over Current Protection (OCP)

The primary switch is turned off if the primary switch current exceeds a preset threshold V_{CSMAX}, as sensed by the CS input, subject to the minimum on-time T_{ONMIN}. This gives pulse by pulse over current protection.

Output Over Voltage Protection (OVP)

The switching operation is inhibited when the output voltage is above the nominal range, defined by V_{OUTOVP}. The value is defined by the nominal output voltage (V_{OUTNOM}) and the feedback OVP to regulation level ratio:

$$V_{OUTOVP} = V_{OUTNOM} \cdot G_{FBOVP}$$

ABSOLUTE MAXIMUM RATINGS

CAUTION: Permanent damage may result if a device is subjected to operating conditions at or in excess of absolute maximum ratings.

Parameter	Symbol	Condition	Min	Max	Unit
Supply voltage	V_{DD}		-0.5	4.5	V
Supply current	I_{DD}		-20	40	mA
FB input voltage	V_{FB}	DC condition	-0.5	V_{DD} + 0.5	V
CS input voltage	V_{CS}		-0.5	V_{DD} + 0.5	V
RC input voltage	V_{RC}		-0.5	V_{DD} + 0.5	V
ED pin voltage	V_{ED}		-0.5	V_{DD} + 0.5	V
FB input current	I_{FB}		-20	20	mA
CS input current	I_{CS}		-20	20	mA
RC input current	I_{RC}		-20	20	mA
ED pin current	I_{ED}	C2161PX2	-20	400	mA
		C2162PX2	-20	650	mA
Junction temperature	T_J		-25	125	°C
Storage temperature	T_P		-40	150	°C
Lead temperature	T_L	Soldering, 10 s		260	°C
ESD withstand		Human body model, JESD22-A114		2	kV
		Charged device Model, ANSI-ESD-STM5.3.1		500	V

NORMAL OPERATING CONDITIONS

Unless otherwise stated, electrical characteristics are defined over the range of normal operating conditions. Functionality and performance is not defined when a device is subjected to conditions outside this range and device reliability may be compromised.

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Supply voltage	V_{DD}		3.1	3.45	3.6	V
Supply current	I_{DD}				30	mA
Full power switching frequency	F_{NOM}	Full-load, application dependent	36	40	66	kHz
Transformer resonance frequency (in-circuit)	F_{RES}		300			kHz
Junction temperature	T_J		-25	25	105	°C

ELECTRICAL CHARACTERISTICS

Unless otherwise stated:

1. Min and Max electrical characteristics apply over normal operating conditions.
2. Typical electrical characteristics apply at $T_J = T_{J(TYP)}$ and $I_{DD} = I_{DDREG(TYP)}$.
3. The chip is operating in Run mode.
4. Voltages are specified relative to the GND pin.

VDD Pin

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Supply voltage	V_{DDRUN}	To enter Initialise mode	3.6	4.0	4.45	V
	V_{DDREG}	In Run mode	3.3	3.45	3.6	V
	$\Delta V_{DDSLEEP}$	To enter Sleep mode (measured relative to V_{DDREG})		-500		mV
Supply current	I_{DDREG}	In Run mode			2.4	mA
	$I_{DDSLEEP}$	In Sleep mode			5.5	µA
Initialisation time	t_{INIT}			$3\tau_{RCOSC}$		s

FB Pin

Parameter	Symbol	Condition	Min	Typ	Max	Unit
FB bias voltage	V_{FBBIAS}	Internal DC bias voltage	1.66		1.84	V
FB regulation level	ΔV_{FBREG}	Measured relative to V_{FBBIAS}	390	405	420	mV
FB slope detection threshold	$\Delta V_{FB}/\Delta t$		-280	-200	-120	mV/µs
FB input resistance	R_{FBIN}	Effective input resistance $0 < V_{FB} < V_{DD}$		50		kΩ
FB initialisation current	I_{FBINIT}	V_{FB} = 0 V		-1.8		mA
FB OVP ratio	G_{FBOVP}	Measured relative to V_{FBBIAS}		1.5		

RC Pin

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Maximum switching frequency	F_{MAX}	220 pF < Cosc < 1 nF	30		66	kHz
Frequency dynamic range	K_{FRANGE}			>100		
Maximum frequency control factor	K_{OSC}			0.30		
Cable compensation	G_{CAB}		2.2		10	%
Cable compensation factor	K_{CAB}			20		pF
Oscillator reset time	t_{RCRST}			1.7	2.5	µs

CS Pin

Parameter	Symbol	Condition		Min	Typ	Max	Unit
CS input minimum threshold	V_{CSMIN}	Outside CS blanking time t_{CSB1}	Minimum load		-38		mV
CS input maximum threshold	V_{CSMAX}		Over-current protection		-182		mV
CS turn-off response time	t_{CSOFF}		Step ΔV_{CS} 0V to (V_{CSMAX} - 50 mV)		250		ns
CS Input Offset Error	ΔV_{CSOFF}				350		µV
CS Input Leakage Current	I_{CSLEAK}	-0.2 V < V_{CS} < V_{DD}		-10		10	µA
CS input limit for CC operation (average)	V_{CSCC}	F = 40 kHz, t_1 = t_2 = 12.5 µs, T=25°C		-32.5	-31.4	-30.3	mV
Leading edge blanking time	t_{CSB1}	See Figure 7			400		ns

ED Pin

Parameter	Symbol	Condition	Min	Typ	Max	Unit
On-state resistance	R_{EDON}	I_{ED} < $I_{ED(MAX)}$		0.9	1.25	Ω
Off-state current	I_{EDOFF}	V_{ED} = V_{DD}			10	µA
Minimum on-time	t_{ONMIN}			450		ns

THERMAL CIRCUIT PROTECTION

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Thermal shutdown temperature	T_{SH}	At silicon junction	105	115	125	°C
Thermal shutdown hysteresis	T_{SHHYST}	At silicon junction		30		°C

PACKAGE THERMAL RESISTANCE CHARACTERISTICS

Conditions:

1. Controller IC mounted on typical PCB (1.6 mm thick, 35 µm copper, CEM1);
2. θ_{JB} measured to pin terminal of device at the surface of the PCB.

Package	Junction-to-board θ_{JB} (Typical)	Junction-to-ambient θ_{JA} (Typical)	Units
SOT23-6	60	170	°C / W

PACKAGING AND ORDERING INFORMATION

Package Marking

The SOT23-6 package is marked with a short code indicating type and production lot as shown in Figure 8.



Figure 8: SOT23-6 Package Marking

Ordering

Type	Package	Marking	Packing Form	Shipping
C2162PX2	SOT23-6	PHxx	7” Tape & Reel	C2162PX2-TR7
			13” Tape & Reel	C2162PX2-TR13
C2161PX2	SOT23-6	PLxx	7” Tape & Reel	C2161PX2-TR7
			13” Tape & Reel	C2161PX2-TR13

For further package and ordering information, please contact CamSemi.

DATASHEET STATUS

The status of this Datasheet is shown in the footer. Always refer to the most current version.

Datasheet Status	Product Status	Definition
Product preview	In development	The Datasheet contains target specifications relating to design and development of the described IC product. Application circuits are illustrative only. Specifications are subject to change without notice.
Preliminary	In qualification	The Datasheet contains preliminary specifications relating to functionality and performance of the described IC product. Application circuits are illustrative only. Specifications are subject to change without notice.
Product data	In production	The Datasheet contains specifications relating to functionality and performance of the described IC product which are supported by testing during development and production. Application circuits are illustrative only. Specifications are subject to change without notice.

CONTACT DETAILS

Cambridge Semiconductor Ltd
St Andrew's House
St Andrew's Road
Cambridge
CB4 1DL
United Kingdom

Phone: +44 (0)1223 446450
Fax: +44 (0)1223 446451
Email: sales.enquiries@camsemi.com
Web: www.camsemi.com

DISCLAIMER

The product information provided herein is believed to be accurate and is provided on an "as is" basis. Cambridge Semiconductor Ltd (CamSemi) assumes no responsibility or liability for the direct or indirect consequences of use of the information in respect of any infringement of patents or other rights of third parties. Cambridge Semiconductor Ltd does not grant any licence under its patent or intellectual property rights or the rights of other parties.

Any application circuits described herein are for illustrative purposes only. In respect of any application of the product described herein Cambridge Semiconductor Ltd expressly disclaims all warranties of any kind, whether express or implied, including, but not limited to, the implied warranties of merchantability, fitness for a particular purpose and non-infringement of third party rights. No advice or information, whether oral or written, obtained from Cambridge Semiconductor Ltd shall create any warranty of any kind. Cambridge Semiconductor Ltd shall not be liable for any direct, indirect, incidental, special, consequential or exemplary damages, howsoever caused including but not limited to, damages for loss of profits, goodwill, use, data or other intangible losses.

The products and circuits described herein are subject to the usage conditions and end application exclusions as outlined in Cambridge Semiconductor Ltd Terms and Conditions of Sale which can be found at www.camsemi.com/legal .

Cambridge Semiconductor Ltd reserves the right to change specifications without notice. To obtain the most current product information available visit www.camsemi.com or contact us at the address shown above.