


C3M0350120J

Silicon Carbide Power MOSFET C3M™ MOSFET Technology
N-Channel Enhancement Mode

Features

- 3rd generation Silicon Carbide (SiC) MOSFET technology
- Low impedance package with driver source pin
- 7mm of creepage distance between drain and source
- High blocking voltage with low on-resistance
- High-speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery (Q_{rr})
- Halogen free, RoHS compliant



Wolfspeed, Inc. is in the process of rebranding its products and related materials pursuant to the entity name change from Cree, Inc. to Wolfspeed, Inc. During this transition period, products received may be marked with either the Cree name and/or logo or the Wolfspeed name and/or logo.

Part Number	Package	Marking
C3M0350120J	TO 263-7	C3M0350120J

Applications

- Renewable energy
- High voltage DC/DC converters
- Switch Mode Power Supplies
- UPS

Benefits

- Reduce switching losses and minimize gate ringing
- Higher system efficiency
- Reduce cooling requirements
- Increase power density
- Increase system switching frequency

Key Parameters

Parameter	Symbol	Min.	Typ.	Max	Unit	Conditions	Note
Drain - Source Voltage	V_{DS}			1200	v	$T_c = 25^\circ\text{C}$	
Maximum Gate - Source Voltage	$V_{GS(max)}$	-8		+19		Transient	
Operational Gate-Source Voltage	$V_{GS op}$		-4/15			Static	Note 1
DC Continuous Drain Current	I_D			7.2	A	$V_{GS} = 15\text{ V}, T_c = 25^\circ\text{C}, T_J \leq 150^\circ\text{C}$	Fig. 19
				5		$V_{GS} = 15\text{ V}, T_c = 100^\circ\text{C}, T_J \leq 150^\circ\text{C}$	Note 2
Pulsed Drain Current	I_{DM}			20		t_{Pmax} limited by T_{Jmax} $V_{GS} = 15\text{ V}, T_c = 25^\circ\text{C}$	Fig. 22
Power Dissipation	P_D			40.8	W	$T_c = 25^\circ\text{C}, T_J = 150^\circ\text{C}$	Fig. 20
Operating Junction and Storage Temperature	T_J, T_{stg}			-55 to +150	°C		
Solder Temperature	T_L			260		According to JEDEC J-STD-020	

Note (1): Recommended turn-on gate voltage is 15V with $\pm 5\%$ regulation tolerance, see Application Note PRD-04814 for additional details

Note (2): Verified by design



Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Note
Gate Threshold Voltage	$V_{GS(th)}$	1.8	2.5	3.6	V	$V_{DS} = V_{GS}, I_D = 1 \text{ mA}$	Fig. 11
		—	2.0	—		$V_{DS} = V_{GS}, I_D = 1 \text{ mA}, T_J = 150^\circ\text{C}$	
Zero Gate Voltage Drain Current	I_{DSS}	—	1	50	μA	$V_{DS} = 1200 \text{ V}, V_{GS} = 0 \text{ V}$	
Gate-Source Leakage Current	I_{GSS}	—	10	250	nA	$V_{GS} = 15 \text{ V}, V_{DS} = 0 \text{ V}$	
Drain-Source On-State Resistance	$R_{DS(on)}$	—	350	455	m Ω	$V_{GS} = 15 \text{ V}, I_D = 3.6 \text{ A}$	Fig. 4, 5, 6
		—	525	—		$V_{GS} = 15 \text{ V}, I_D = 3.6 \text{ A}, T_J = 150^\circ\text{C}$	
Transconductance	g_{fs}	—	2.9	—	S	$V_{DS} = 20 \text{ V}, I_{DS} = 3.6 \text{ A}$	Fig. 7
		—	2.6	—		$V_{DS} = 20 \text{ V}, I_{DS} = 3.6 \text{ A}, T_J = 150^\circ\text{C}$	
Input Capacitance	C_{iss}	—	345	—	pF	$V_{GS} = 0 \text{ V}, V_{DS} = 1000 \text{ V}$ $f = 1 \text{ Mhz}$ $V_{AC} = 25 \text{ mV}$	Fig. 17, 18
Output Capacitance	C_{oss}	—	20	—			
Reverse Transfer Capacitance	C_{rss}	—	3.4	—			
Output Capacitance Stored Energy	E_{oss}	—	10.6	—	μJ	$V_{DS} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}, I_D = 3.6 \text{ A},$ $R_{G(ext)} = 2.5 \Omega, L = 716 \mu\text{H}$	Fig. 26, 29
Turn-On Switching Energy (Body Diode FWD)	E_{on}	—	46	—			
Turn Off Switching Energy (Body Diode FWD)	E_{off}	—	8	—	ns	$V_{DD} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 3.6 \text{ A}, R_{G(ext)} = 0 \Omega,$ Timing relative to V_{DS} Inductive load	Fig. 27, 28, 29
Turn-On Delay Time	$t_{d(on)}$	—	6	—			
Rise Time	t_r	—	7	—			
Turn-Off Delay Time	$t_{d(off)}$	—	9	—			
Fall Time	t_f	—	11	—	nC	$f = 1 \text{ MHz}, V_{AC} = 25 \text{ mV}$	Fig. 12
Internal Gate Resistance	$R_{G(int)}$	—	7	—			
Gate to Source Charge	Q_{gs}	—	5.1	—			
Gate to Drain Charge	Q_{gd}	—	4.6	—	nA	$V_{DS} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 3.6 \text{ A}$ Per IEC60747-8-4 pg 21	Fig. 12
Total Gate Charge	Q_g	—	13	—			

Reverse Diode Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Typ.	Max.	Unit	Test Conditions	Note
Diode Forward Voltage	V_{SD}	4.5	—	V	$V_{GS} = -4 \text{ V}, I_{SD} = 1.8 \text{ A}$	Fig. 8, 9, 10
		4.0	—		$V_{GS} = -4 \text{ V}, I_{SD} = 1.8 \text{ A}, T_J = 150^\circ\text{C}$	
Continuous Diode Forward Current	I_S	—	7.3	A	$V_{GS} = -4 \text{ V}$	
Diode Pulse Current	$I_{S, pulsed}$	—	20		$V_{GS} = -4 \text{ V},$ pulse width t_p limited by T_{jmax}	
Reverse Recover Time	t_{rr}	5	—	nS	$V_{GS} = -4 \text{ V}, I_{SD} = 3.6 \text{ A}, V_R = 800 \text{ V}$ $di/dt = 3550 \text{ A}/\mu\text{s}, T_J = 150^\circ\text{C}$	Fig. 29
Reverse Recovery Charge	Q_{rr}	23	—	nC		
Peak Reverse Recovery Current	I_{rrm}	8	—	A		

Thermal Characteristics

Parameter	Symbol	Typ	Unit	Note
Thermal Resistance from Junction to Case	$R_{\theta JC}$	2.9	$^\circ\text{C}/\text{W}$	Fig. 21



Typical Performance




Figure 1. Output Characteristics $T_J = -55^\circ\text{C}$




Figure 2. Output Characteristics $T_J = 25^\circ\text{C}$




Figure 3. Output Characteristics $T_J = 150^\circ\text{C}$




Figure 4. Normalized On-Resistance vs. Temperature




Figure 5. On-Resistance vs. Drain Current For Various Temperatures




Figure 6. On-Resistance vs. Temperature For Various Gate Voltage



Typical Performance




Figure 7. Transfer Characteristic for Various Junction Temperatures




Figure 8. Body Diode Characteristic at -55°C




Figure 9. Body Diode Characteristic at 25°C




Figure 10. Body Diode Characteristic at 150°C




Figure 11. Threshold Voltage vs. Temperature




Figure 12. Gate Charge Characteristics



Typical Performance




Figure 13. 3rd Quadrant Characteristic at -55°C




Figure 14. 3rd Quadrant Characteristic at 25°C




Figure 15. 3rd Quadrant Characteristic at 150°C




Figure 16. Output Capacitor Stored Energy




Figure 17. Capacitances vs. Drain-Source Voltage (0 - 200 V)




Figure 18. Capacitances vs. Drain-Source Voltage (0 - 1000 V)



Typical Performance




Figure 19. Continuous Drain Current Derating vs. Case Temperature




Figure 20. Maximum Power Dissipation Derating vs. Case Temperature




Figure 21. Transient Thermal Impedance (Junction - Case)




Figure 22. Safe Operating Area




Figure 23. Clamped Inductive Switching Energy vs. Drain Current ($V_{DD} = 600\text{ V}$)




Figure 24. Clamped Inductive Switching Energy vs. Drain Current ($V_{DD} = 800\text{ V}$)



Typical Performance




Figure 25. Clamped Inductive Switching Energy vs. $R_{G(ext)}$




Figure 26. Clamped Inductive Switching Energy vs. Temperature




Figure 27. Switching Times vs. $R_{G(ext)}$




Figure 28. Switching Times Definition

Test Circuit Schematic





Figure 29. Clamped Inductive Switching Waveform Test Circuit

Note:

Turn-off and Turn-on switching energy and timing values measured using SiC MOSFET Body Diode as shown above.



Package Dimensions – Package 7L D2PAK



NOTE
 1. ALL METAL SURFACES ARE TIN PLATED (MATTE), EXCEPT AREA OF CUT.
 2. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
 3. ALL DIMENSIONS ARE LISTED IN MILLIMETERS. ANGLES ARE IN DEGREES.
 4. PACKAGE BURR FLASH SIZE (0.5 mm) IS NOT INCLUDED IN THE DIMENSIONS



TITLE:
**PACKAGE OUTLINE DRAWING:
 TO 263-7L J**


REVISION NO. **01** A4

Date: 04/13/22

SCALE: 1:1 SHEET 1 OF 1



Recommended Solder Pad Layout



Revision History

Current Revision	Date of Release	Description of Changes
A	March-2020	N/A
2	January-2024	Updated Wolfspeed branding, package drawing, package image, solder pad layout, added Rev history, Table 1 layout revised

Related Links

- [SiC MOSFET Isolated Gate Driver reference design](#)
- [SiC MOSFET Evaluation Board](#)



Notes & Disclaimer

This document and the information contained herein are subject to change without notice. Any such change shall be evidenced by the publication of an updated version of this document by Wolfspeed. No communication from any employee or agent of Wolfspeed or any third party shall effect an amendment or modification of this document. No responsibility is assumed by Wolfspeed for any infringement of patents or other rights of third parties which may result from use of the information contained herein. No license is granted by implication or otherwise under any patent or patent rights of Wolfspeed.

Notwithstanding any application-specific information, guidance, assistance, or support that Wolfspeed may provide, the buyer of this product is solely responsible for determining the suitability of this product for the buyer's purposes, including without limitation for use in the applications identified in the next bullet point, and for the compliance of the buyers' products, including those that incorporate this product, with all applicable legal, regulatory, and safety-related requirements.

This product has not been designed or tested for use in, and is not intended for use in, applications in which failure of the product would reasonably be expected to cause death, personal injury, or property damage, including but not limited to equipment implanted into the human body, life-support machines, cardiac defibrillators, and similar emergency medical equipment, aircraft navigation, communication, and control systems, aircraft power and propulsion systems, air traffic control systems, and equipment used in the planning, construction, maintenance, or operation of nuclear facilities.

The Silicon Carbide MOSFET module switches at speeds beyond what is customarily associated with IGBT-based modules. Therefore, special precautions are required to realize optimal performance. The interconnection between the gate driver and module housing needs to be as short as possible. This will afford optimal switching time and avoid the potential for device oscillation. Also, great care is required to insure minimum inductance between the module and DC link capacitors to avoid excessive VDS overshoot.

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Wolfspeed representative or from the Product Documentation sections of www.wolfspeed.com.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact your Wolfspeed representative to ensure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Contact info:

4600 Silicon Drive
Durham, NC 27703 USA
Tel: +1.919.313.5300
www.wolfspeed.com/power