

CA-IS305xC 3.75kV_{RMS}/5kV_{RMS} Isolated CAN Transceivers

1 Features

- Meets the ISO 11898-2 physical layer standards
- Integrated protection increases robustness
 - 3.75kV_{RMS} (DUB8) or 5kV_{RMS} (SOIC8-WB/SOIC16-WB) withstand isolation voltage for 60s (galvanic isolation)
 - ±150kV/µs typical CMTI
 - ±52V fault-tolerant CANH and CANL
 - ±30V extended common-mode input range (CMR)
 - Transmitter dominant timeout prevents lockup, data rates down to 5.5kbps
 - Thermal shutdown
- Supports up to 1Mbps classic CAN and 5Mbps CAN FD (flexible data rate)
- Low loop delay: 165ns (typical), 255ns (maximum)
- 3.0V to 5.5V I/O voltage range, supports 3V, 3.3V and 5V CAN controller interface
- Ideal passive behavior when unpowered
- Wide operating temperature range: -40°C to 125°C
- Wide-body SOIC8-WB (G), SOIC16-WB (W) packages and DUB8 (U) package.
- Safety Regulatory Approvals
 - VDE certification according to DIN EN IEC60747-17(VDE 0884-17):2021-10
 - UL certification according to UL 1577(Pending)

2 Applications

- Industrial Controls
- Building Automation
- Security and Protection System
- Transportation
- Medical
- Telecom
- HVAC

3 General Description

The CA-IS305xC family of devices is galvanically-isolated controller area network (CAN) transceiver that has superior


isolation and CAN performance to meet the needs of the industrial applications. All devices of this family have the logic input and output buffers separated by a silicon oxide (SiO₂) insulation barrier that provides galvanic isolation. Isolation improves communication by breaking ground loops and reduces noise where there are large differences in ground potential between ports. Both the CA-IS3050C and the CA-IS3052C are available in wide-body SOIC8 and SOIC16, but offer different pinout; also, the CA-IS3050C is available DUB8 package. The SOIC16-WB is the industry standard isolated CAN package while the SOIC8-WB and DUB8 are much smaller packages that further reduce the board space in addition to reduced components due to integration of isolation and CAN with protection features. The CA-IS3050CU provides up to 3.75kV_{RMS} (60s) of galvanic isolation; The CA-IS3050CG/W and CA-IS3052CG/W provide up to 5kV_{RMS} (60s) of galvanic isolation.

These transceivers operate up to 5Mbps data rate and feature integrated protection for robust communication, including current limit, thermal shutdown, and the extended ±52V fault protection on the CAN bus for equipment where overvoltage protection is required. The dominant timeout detection prevents bus lockup caused by controller error or by a fault on the TXD input. These CAN receivers also incorporate an input common-mode range (CMR) of ±30V, exceeding the ISO 11898 specification of -2V to +7V. All devices operate over -40°C to +125°C temperature range.

Device information

Part Number	Package	Package size (Nominal value)		
CA-IS3050CG	SOIC8-WB (G)	5.85 mm × 7.50 mm		
CA-IS3052CG	301C6-WB (G)	5.65 7.50		
CA-IS3050CW	SOIC16-WB (W)	10.30 mm × 7.50 mm		
CA-IS3052CW	301C10-VVB (VV)	10.50 111111 × 7.50 111111		
CA-IS3050CU	DUB8 (U)	9.20mm × 6.62mm		





4 Ordering Information

Table 4-1 Ordering Information

Part #	V _{CC1} (V)	V _{CC2} (V)	Data Rate (Mbps)	Galvanic Isolation (V _{RMS})	Package
CA-IS3050CG	3.0~5.5	4.5~5.5	5	5000	SOIC8-WB
CA-IS3050CW	3.0~5.5	4.5~5.5	5	5000	SOIC16-WB
CA-IS3052CG	3.0~5.5	4.5~5.5	5	5000	SOIC8-WB
CA-IS3052CW	3.0~5.5	4.5~5.5	5	5000	SOIC16-WB
CA-IS3050CU	3.0~5.5	4.5~5.5	5	3750	DUB8



Contents

1	Feat	ures	1
2	Арр	lications	1
3		eral Description	
4		ering Information	
5		sion history	
6		Configuration and Functions	
	6.1	CA-IS3050Cx Pin Configuration and Functions.	4
	6.2	CA-IS3052Cx Pin Configuration and Functions.	5
7	Spec	cifications	6
	7.1	Absolute Maximum Ratings ¹	6
	7.2	ESD Ratings	6
	7.3	Recommended Operating Conditions	6
	7.4	Thermal Information	6
	7.5	Insulation Specifications	7
	7.6	Safety-Related Certifications	8
	7.7	Electrical Characteristics	9
	7.8	Switching Characteristics	.10
8	Para	meter Measurement Information	11

9	Det	ailed D	escription	15
	9.1	Ove	rview	15
	9.2	CAN	Bus Status	15
	9.3	Rece	eiver	15
	9.4	Tran	smitter	15
	9.5	Prot	ection Functions	16
	g	9.5.1	Signal Isolation and Protection	16
	g	9.5.2	Thermal Shutdown	16
	g	9.5.3	Current-Limit	16
	9	9.5.4	Transmitter-Dominant Timeout	16
10		Applic	ation Information	17
11		Packa	ge Information	19
	11.1	SOIC	8-WB Package	19
	11.2	SOIC	16-WB Package	20
	11.3	DUB	8 Package	21
12		Solder	ing Information	22
13		Tape a	nd Reel Information	23
14		Impor	tant Statement	24

5 Revision history

Revision Number	Description	Revised Date	Page Changed
Version 1.00	Initial version	20240/07/18	N/A



6 Pin Configuration and Functions

6.1 CA-IS3050Cx Pin Configuration and Functions




Figure 6-1 CA-IS3050Cx Pin Configuration

Table 6-1 CA-IS3050Cx Pin Configuration and Description

	Pin n	umber		
Pin name	SOIC16-WB	SOIC8-WB /DUB8	Туре	Description
V _{CC1}	1	1	Power supply	Power supply input for the logic side. Bypass V_{CC1} to GND1 with a $0.1\mu\text{F}$ capacitor as close to the device as possible.
GND1	2, 7, 8	4	Ground	Logic side ground.
RXD	3	2	Digital I/O	Receiver output. RXD is high when the bus is in the recessive state. RXD is low when the bus is in the dominant state.
NC	4, 5,	-	_	Inside the chip this pin is not connected, in applications it can be connected to V _{CC1} or GND1 or floating.
NC	11, 14	-	_	Inside the chip this pin is not connected, in applications it can be connected to V_{CC2} or GND2 or floating.
TXD	6	3	Digital I/O	Transmitter data input. CANH and CANL are in the dominant state when TXD is low. CANH and CANL are in the recessive state when TXD is high.
GND2	9, 10, 15	5	Ground	Bus side ground.
CANL	12	6	Bus I/O	Low-level CAN differential line.
CANH	13	7	Bus I/O	High-level CAN differential line.
V _{CC2}	16	8	Power supply	Power supply input for the bus side. Bypass V_{CC2} to GND2 with a $0.1\mu\text{F}$ capacitor as close to the device as possible.



6.2 CA-IS3052Cx Pin Configuration and Functions




Figure. 6-2 CA-IS3052Cx Pin Configuration

Table 6-2 CA-IS3052Cx Pin Configuration and Description

Table 6-2 CA-133052CX PIN Configuration and Description						
Din name	Pin nu	mber	Turas	Description		
Pin name	SOIC16-WB	SOIC8-WB	Туре	Description		
V _{CC1}	1	1	Power supply	Power supply input for the logic side. Bypass V_{CC1} to GND1 with $0.1\mu\text{F}$ capacitor as close to the device as possible.		
GND1	2, 8	4	Ground	Logic side ground.		
TXD	3	2	Digital I/O	Transmitter data input. CANH and CANL are in the dominant state when TXD is low. CANH and CANL are in the recessive state when TXD is high.		
NC	4, 6, 7,	-	Inside the chip this pin is not connected, in applications it can be to V_{CC1} or GND1 or floating.			
NC	11, 14	-	_	Inside the chip this pin is not connected, in applications it can be connected to V_{CC2} or GND2 or floating.		
RXD	5	3	Digital I/O	Receiver output. RXD is high when the bus is in the recessive state. RXD is low when the bus is in the dominant state.		
GND2	9, 10, 15	5	Ground	Bus side ground.		
CANL	12	6	Bus I/O	Low-level CAN differential line.		
CANH	13	7	Bus I/O	High-level CAN differential line.		
V _{CC2}	16	8	Power supply	Power supply input for the bus side. Bypass V_{CC2} to GND2 with $0.1\mu\text{F}$ capacitor as close to the device as possible.		

Version 1.00



7 Specifications

7.1 Absolute Maximum Ratings¹

	Parameters	Minimum value	Maximum value	Unit
V _{CC1} or V _{CC2}	Power supply voltage ²	-0.5	6.0	V
TXD or RXD to GND1	Logic side voltage (RXD, TXD)	-0.5	$V_{CC1} + 0.5^3$	V
CANH or CANL to GND2	CANH or CANL to GND2	- 52	52	V
CANH to CANL	Bus side differential voltage between CANH and CANL	-32	32	V
I _O	Receiver output current	-15	15	mA
T _J	Junction temperature		150	°C
T _{STG}	Storage temperature range	- 65	150	°C

Notes:

- 1. The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.
- 2. All voltage values except differential I/O bus voltages are with respect to the local ground (GND1 or GND2) and are peak voltage values.
- 3. Maximum voltage must not be exceeded 6 V.

7.2 ESD Ratings

			Numerical value	Unit
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, bus pins to GND2	±8000		
V_{ESD}	V _{ESD} Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all other pins ¹	±4000	٧
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ²	±1500	

Notes:

- 1. Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.
- Per JEDEC document JEP157, 250V CDM allows safe manufacturing of standard ESD control process.


Extended operation in thermal shutdown may affect device reliability.

7.3 Recommended Operating Conditions

	Parame	ters	MIN	TYP	MAX	Unit
V _{CC1}	Logic side power voltage		3.0	3.3	5.5	V
V _{CC2}	Bus side power voltage		4.5	5	5.5	V
V _I or V _{IC}	Voltage at bus pins (separately or	common mode)	-30		30	V
V _{IH}	Input high voltage	Driver (TXD)	0.7 x V _{CC1}			V
V _{IL}	Input low voltage	Driver (TXD)			0.3 x V _{CC1}	V
V _{ID}	Differential input voltage		-30		30	V
	Utala laval autaut august	Driver	-70			4
Іон	High-level output current	Receiver	-4		70	mA
		Driver			70	
I _{OL}	Low-level output current	Receiver			4	mA
T _A	Ambient temperature		-40		125	°C
Tj	Junction temperature		-40		150	°C
P _D	Total power dissipation	$V_{CC1} = 5.5V$, $V_{CC2} = 5.25V$, $T_A = 125$ °C, $R_L =$			242	mW
P _{D1}	Logic side power dissipation	60Ω, TXD input is 500 kHz, 50% duty			19	mW
P _{D2}	Bus side power dissipation	cycle square wave			223	mW
T _{J(shutdown)}	Thermal shutdown temperature ¹			190		°C
Note:	·		1			

7.4 Thermal Information

	Heat meter	SOIC8-WB	SOIC16-WB	DUB8	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance	110.1	86.5	73.3	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance	51.7	49.6	63.2	°C/W





Version 1.00

7.5 Insulation Specifications

			Value	1	11min
	Parameters	Test conditions	SOIC8-WB / SOIC16-WB	DUB8	Unit
CLR	External clearance ¹	Shortest terminal-to-terminal distance through air	8	6.1	mm
CPG	External creepage ¹	Shortest terminal-to-terminal distance across the	8	6.0	mm
CPG	External creepage-	package surface	0	0.8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	28	28	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	>600	V
	Material group	Per IEC 60664-1	I	I	
		Rated mains voltage ≤ 150 V _{RMS}	I-IV	I-IV	
0	numunitary estagon, per IFC 60664.1	Rated mains voltage ≤ 300 V _{RMS}	I-IV	1-111	
U	vervoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	I-IV	N/A	
		Rated mains voltage ≤ 1000 V _{RMS}	1-111	N/A	
DIN V V	/DE V 0884-17:2021-10 ²			-	
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	566	V _{PK}
V _{IOWM}	Maximum operating isolation	AC voltage; time-dependent dielectric breakdown (TDDB) test	1000	400	V_{RMS}
	voltage	DC voltage	1414	DUB8 6.1 6.8 28 >600 I I-IV I-III N/A N/A 566	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t=60 s (certified); $V_{TEST} = 1.2 \times V_{IOTM}$, t=1 s (100% product test)	7070	5300	V _{PK}
VIMP	Maximum impulse voltage	1.2/50-µs waveform per IEC 62368-1	9846	4077	V_{PK}
V _{IOSM}	Maximum surge isolation voltage ³	V _{IOSM} ≥ 1.3 x V _{IMP} ; Tested in oil (qualification test), 1.2/50-μs waveform per IEC 62368-1	12800	5300	V _{PK}
		Method a, after input/output safety test of the subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60 \text{ s}$; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10 \text{ s}$	≤5	≤5	
q_{pd}	Apparent charge ⁴	Method a, after environmental test of the subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s};$ $V_{pd(m)} = 1.6 \times V_{IORM}, t_m = 10 \text{ s} \text{ (SOIC8-WB and SOIC16-WB)}$ $V_{pd(m)} = 1.3 \times V_{IORM}, t_m = 10 \text{ s} \text{ (DUB8)}$	≤5	≤5	pC
		Method b1, at routine test (100% production test) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1 \text{ s};$ $V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1 \text{ s (certificated, SOIC8-WB and SOIC16-WB)}$ $V_{pd(m)} = 1.5 \times V_{IORM}, t_m = 1 \text{ s (certificated, DUB8)}$	≤5	≤5	
C _{IO}	Barrier capacitance, input to output ⁵	V _{IO} = 0.4 × sin (2πft), f = 1 MHz	~0.5	~0.5	pF
	-	V _{IO} = 500 V, T _A = 25°C	>1012	>1012	1
R _{IO}	Isolation resistance ⁵	V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	>1011	>1011	Ω
		V _{IO} = 500 V at T _S = 150°C	>109	>109	7
	Pollution degree		2	+	1
UL 157	-			1	
V _{ISO}	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification) $V_{TEST} = 1.2 \times V_{ISO}$, t = 1 s (100% production test)	5000	3750	V _{RMS}
Notes:	iooiation voitage	7 (15) 212 ·· 7 (150) (· 15 (100) (production (cst)		1	





Version 1.00 Shanghai Chipanalog Microelectronics Co., Ltd.

- 1. Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases.

 Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- 2. This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- 3. Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- 4. Apparent charge is electrical discharge caused by a partial discharge (pd).
- 5. All pins on each side of the barrier tied together creating a two-terminal device.

7.6 Safety-Related Certifications

VDE	UL(Pending)
Certified according to DIN EN IEC60747-17(VDE 0884-17):2021-10; EN	Certified according to UL 1577 Component Recognition
IEC60747-17:2020+AC:2021	Program
CA-IS3050C/ CA-IS3052C (SOIC8-WB/ SOIC16-WB, reinforced isolation)	Isolation rating:
VIORM: 1414VPK	SOIC8-WB: 5000V _{RMS} ;
VIOTM: 7070Vpк	SOIC16-WB: 5000V _{RMS}
VIOSM: 12800VPK	DUB8: 3750V _{RMS}
CA-IS3050CU (DUB8, basic isolation)	
VIORM: 566VPK	
Vютм: 5300Vрк	
VIOSM: 5300VPK	
Reinforced Isolation Certificate: 40057278	Certificate number:
Basic Isolation Certificate: 40052786	

Version 1.00

7.7 Electrical Characteristics

over recommended operating conditions (unless otherwise noted). All typical values are at 25°C with $V_{CC1} = V_{CC2} = 5V$.

Parameters	,	Test conditions	MIN	TYP	MAX	Unit	
Power supply voltage							
V _{CC1 UVLO+} UVLO power up start up		V _{CC1}	2.55	2.7	2.85		
V _{CC1 UVLO} - UVLO power drop reset		V _{CC1}	2.35	2.5	2.65		
V _{CC2 UVLO+} UVLO power up start up		V _{CC2}	3.9	4.2	4.45	V	
V _{CC2 UVLO} - UVLO power drop reset		V _{CC2}	3.8	4.0	4.35		
Power supply current		1			l		
		$V_1 = V_{CC1}, V_{CC1} = 5V$		1.8	2.8		
I _{CC1} Logic side power supply current		$V_1 = 0V$, $V_{CC1} = 5V$		4	mA		
	Dominant	$V_1 = 0V$, $R_L = 60\Omega$		44	73		
I _{CC2} Bus side power supply current	Recessive	$V_1 = V_{CC1}$ $V_2 = V_{CC1}$		3	12	mA	
Driver	1100033170	VI VCCI					
511461	CANH	$V_1 = 0V$, $R_L = 60\Omega$; see Figure 8-1 and	2.75	3.4	4.5		
V _{O(D)} Bus output voltage (dominant)	CANL	Figure 8-2.	0.5	3.4	2.25	V	
	CAIVE	$V_1 = V_{CC1}$, $R_L = 60\Omega$; see Figure 8-1 and	0.5		2.25		
V _{O(R)} Bus output voltage (recessive)		Figure 8-2.	2	2.5	3	V	
		$V_1 = 0V$, $R_L = 60\Omega$; see Figure 8-1,					
		Figure 8-2 and Figure 8-3.	1.5		3	V	
$V_{\text{OD(D)}}$ Differential output voltage (dom	ninant)	$V_1 = 0V$, $R_L = 45\Omega$; see Figure 8-1,					
		Figure 8-2 and Figure 8-3.	1.4		3	V	
		$V_1 = V_{CC1}$, $R_L = 60\Omega$; see Figure 8-1 and					
V Differential output voltage (reco	accivo)	Figure 8-2.	-12		12	mV	
V _{OD(R)} Differential output voltage (recessive)		$V_1 = V_{CC1}$, no-load.	-50		50	mV	
V Common mode output voltage	(dominant)	V = V(C1, 110-10ad.	2	2.5	3	V	
V _{OC(D)} Common mode output voltage (dominant) V _{OC(DD)} Peak to peak common mode output voltage		See Figure 8-7		0.3	3	V	
		TVD- V		0.5	20		
		TXD = OV	20		20	μΑ	
I _{IL} Low-level input current, TXD in	put	TXD = 0V	-20			μΑ	
		TXD=Low, $V_{CANH} = -30V$, CANL open; see	-105	-67			
		Figure 8-10.			5	mA	
		TXD=High, V _{CANH} = 30V, CANL open; see		1.25			
I _{OS(SS)} Short-circuit steady-state outpu	t current	Figure 8-10.	- 5				
		TXD=High, $V_{CANL} = -30V$, CANH open; see		-1.25			
		Figure 8-10.					
		TXD=Low, V _{CANL} = 30V, CANH open; see		105			
Dessiver		Figure 8-10.					
Receiver	ld voltage	1	1		0.9	V	
V _{IT+} Positive-going bus input thresho		20V ≤ V _{CM} ≤ 20V	0.5		0.5		
V _{IT-} Negative-going bus input thresh V _{IT+} Positive-going bus input thresho			0.5		1.0	V	
		30V ≤ V _{CM} ≤ 30V	0.4		1.0	V	
	oiu voitage		0.4	120			
V _{HYS} Hysteresis voltage		$V_{CC1} = 5V$, $I_{OH} = -4$ mA; see Figure 8-6.	16	120		mV	
V _{OH} High-level output voltage			4.6	4.8		V	
		$V_{CC1} = 5V$, $I_{OH} = -20\mu A$; see Figure 8-6.	4.9	5			
		$V_{CC1} = 3.3V$, $I_{OH} = -4$ mA; see Figure 8-6.	2.9	3.1		V	
		$V_{CC1} = 3.3V$, $I_{OH} = -20\mu A$; see Figure 8-6.	3.2	3.3	0.4		
V _{OL} Low-level output voltage		I _{OL} = 4mA; see Figure 8-6.		0.2	0.4	V	
· -		$I_{OL} = 20\mu\text{A}$; see Figure 8-6.		0	0.1		
CI CANH or CANL input capacitance	to ground	$V_{TXD} = V_{CC1}$, $V_1 = 0.4 \text{ x sin}(2\pi\text{ft}) + 2.5 \text{V}$,		20		pF	
		f = 1MHz		40			
C _{ID} Differential input capacitance		$V_{TXD} = V_{CC1}, V_1 = 0.4 \text{ x sin}(2\pi\text{ft}),$	1	10		pF	





Version 1.00

Shanghai Chipanalog Microelectronics Co., Ltd.

		f = 1MHz				
R _{IN}	CANH and CANL input capacitance	$V_{TXD} = V_{CC1}$	15		40	kΩ
R _{ID}	Differential input resistance	$V_{TXD} = V_{CC1}$	30		80	kΩ
R _{I(m)}	Input resistance matching (1 – [R _{IN(CANH)} / R _{IN(CANL)}]) x 100%	V _{CANH} = V _{CANL}	- 5%	0%	5%	
CMTI	Common mode transient immunity	$V_I = 0V$ or V_{CC1} ; see Figure 8-12.	±100	±150		kV/μs

7.8 Switching Characteristics

over recommended operating conditions (unless otherwise noted). All typical values are at 25°C with $V_{CC1} = V_{CC2} = 5V$.

	Parameters	Test con	ditions	MIN	TYP	MAX	Unit
Device							
t _{loop1}	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	5:			165	255	ns
t _{loop2}	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	see Figure 8-8.			185	255	ns
Driver							
t _{PLH}	TXD propagation delay (recessive to dominant)				85	140	
t _{PHL}	TXD propagation delay (dominant to recessive)	SOO Figure 9.4		65	110		
t _r	Differential driver output rise time	see Figure 8-4.			45	70	ns
t _f	Differential driver output fall time				60	100	
t _{TXD_DTO} 1	TXD dominant timeout	C _L = 100pF; see	Figure 8-9.	2	5	8	ms
Receive	r						
t _{PLH}	RXD propagation delay (recessive to dominant)				75	145	
t _{PHL}	RXD Propagation delay (dominant to recessive)	soo Figuro 9 6		95	165	ns	
t _r	RXD Output signal rise time	see Figure 8-6.		2.5			
t _f	RXD Output signal fall time				2.5		
FD TIMI	NG						
т	Dit time on CAN bus output nins	D 600	$T_{bit(TXD)} = 500ns$	435		530	ns
T _{bit(BUS)}	Bit time on CAN bus output pins	$R_L = 60\Omega, \qquad T_{bit(TXD)} = 200$		155		210	ns
	Dit time on DVD output nine	CL=100pF,	T _{bit(TXD)} = 500ns	400		550	ns
$T_{bit(RXD)}$	Bit time on RXD output pins	Crxd=15pF,	T _{bit(TXD)} = 200ns	120		220	ns
Λ+	Descripting aumortus	see Figure 8-	T _{bit(TXD)} = 500ns	-65		40	ns
Δt_{re}	Receiver timing symmetry	$T_{\text{bit}(TXD)} = 200 \text{ns}$		-45		15	ns

Note:

^{1.} The TXD dominant time out (t_{TXD_DTO}) disables the driver of the transceiver once the TXD has been dominant longer than (t_{TXD_DTO}) which releases the bus lines to recessive preventing a local failure from locking the bus dominant.

^{2.} $\Delta t_{rec} = T_{bit(RXD)} - T_{bit(BUS)}$



8 Parameter Measurement Information




Figure. 8-1 Driver Voltage and Current Definition




Figure. 8-2 Bus Logic State Voltage Definition





Figure. 8-3 Driver V_{OD} with Common Mode Loading Test Circuit



Notes:

- 1. The input pulse is supplied by a generator with characteristics: PRR \leq 125kHz, 50% duty cycle; rise time $t_r \leq$ 6ns, fall time $t_f \leq$ 6ns; $Z_0 = 50\Omega$.
- $2. \qquad \text{Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance.}$

Figure. 8-4 Transmitter Test Circuit and Timing Diagram







Figure. 8-5 Receiver Voltage and Current Definition



Notes:

- 1. The input pulse is supplied by a generator with characteristics: $PRR \le 125 \text{kHz}$, 50% duty cycle; rise time $t_f \le 6 \text{ns}$, fall time $t_f \le 6 \text{ns}$; $Z_0 = 50 \Omega$.
- 2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance.

Figure. 8-6 Receiver Test Circuit and Timing Diagram




Figure. 8-7 Peak-to-Peak Output Voltage Test Circuit and Waveform





Figure. 8-8 TXD to RXD Loop Delay





Notes:

- 1. The input pulse is supplied by a generator with characteristics: $PRR \le 125kHz$, 50% duty cycle; rise time $t_r \le 6ns$, fall time $t_f \le 6ns$; $Z_0 = 50\Omega$.
- 2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance.

Figure. 8-9 Transmitting Dominant Timeout Timing Diagram




Figure. 8-10 Driver Short Circuit Current Test Circuit and Measurement






Figure. 8-11 CAN FD Timing Parameter Measurement




Figure. 8-12 Common-Mode Transient Immunity Test Circuit



9 Detailed Description

9.1 Overview

The CA-IS305xC isolated controller area network (CAN) transceivers provide up to 3.75kV_{RMS} (DUB8 package) and 5kV_{RMS} (SOIC8-WB/SOIC16-WB package) of galvanic isolation between the cable side (bus-side) of the transceiver and the controller side (logic-side). These devices feature up to ±150kV/µs common mode transient immunity, allow up to 5Mbps communication across an isolation barrier. Robust isolation coupled with high standoff voltage and increased speeds enables efficient communication in noisy environments, making them ideal for communication with the microcontroller in a wide range of applications such as solar inverters, circuit breakers, motor drives, PLC communication modules, telecom rectifiers, elevators, HVACs and EV charging infrastructures. Interfacing with CAN protocol controllers is simplified by the 3.0V to 5.5V wide supply voltage range (V_{CC1}) on the controller side of the device. This supply voltage sets the interface logic levels between the transceiver and controller. The supply voltage range for the CAN bus side of the device is 4.5V to 5.5V (V_{CC2}). The receiver input common-mode range is ±30V, exceeding the ISO 11898 specification of –2V to +7V, and the fault tolerant is up to ±52V. Dominant timeout prevents the bus from being blocked by a hung-up microcontroller, and the outputs CANH and CANL are short-circuit current-limited, protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

9.2 CAN Bus Status

The CAN bus has two states: dominant and recessive. In the dominant state (a zero bit, used to determine message priority), CANH — CANL are defined to be logic '0' when the voltage across them is between +1.5V and +3V (higher than 0.9V). In the recessive state (a 1-bit and the state of the idle bus), the driver is defined to be logic '1' when differential voltage is between -50mV and +50mV. See Figure 8-2.

9.3 Receiver

The receiver demodulates the differential input from the bus line (CANH and CANL) and transfers it as a single-ended output on RXD pin. The internal comparator senses the differential voltage $V_{ID} = (V_{CANH} - V_{CANL})$ from bus. If $V_{ID} > V_{IT+}$, a logical low is present on RXD pin; If $V_{ID} < V_{IT-}$, a logical high is present on RXD pin. RXD is a logical high when CANH and CANL are open, short or on idle state. See Table 9-1.

VID=VCANH-VCANL **BUS STATE RXD** $V_{CM} = -20V \text{ to } +20V$ $V_{CM} = -30V \text{ to } +30V$ V_{ID} ≥ 0.9V $V_{ID} \ge 1V$ Dominant Low $0.5V < V_{ID} < 0.9V$ $0.4V < V_{ID} < 1V$ Indeterminate Indeterminate $V_{ID} \le 0.4V$ $V_{ID} \le 0.5V$ Recessive High Open $(V_{ID} \approx 0V)$ High Open

Table 9-1 Receiver Truth Table

9.4 Transmitter

Table 9-2 Transmitter Truth Table¹

V _{CC1}	V _{CC2}	INPUT	TXD LOW TIME	ОИТІ	BUS STATE	
		TXD ²	TAD LOW THAT	CANH	CANL	BUSSIAIE
		Low	< t _{TXD_DTO}	High	Low	Dominant
Power up	Power up	Low	> t _{TXD_DTO}	V _{CC2} /2	V _{CC2} /2	Recessive
		High or Open	Х	V _{CC2} /2	V _{CC2} /2	Recessive
Power up	Power down	X	Х	Hi-Z	Hi-Z	Hi-Z
Power down	Power up	Х	Х	V _{CC2} /2	V _{CC2} /2	Recessive

Note:

- 1. X = Don't care; Hi-Z = high impedance.
- 2. The input of TXD is weakly pulled-up internally.

CA-IS3050CG, CA-IS3052CG, CA-IS3050CW, CA-IS3052CW, CA-IS3050CU



Version 1.00

Shanghai Chipanalog Microelectronics Co., Ltd.

The transmitter converts a single-ended input signal (TXD) from the local CAN controller to differential outputs for the bus lines CANH and CANL. The truth table for the transmitter is provided in Table 9-2.

CANH and CANL outputs are short-circuit current limited and are protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

9.5 Protection Functions

9.5.1 Signal Isolation and Protection

The CA-IS305xC devices integrated digital galvanic isolators using Chipanalog's capacitive isolation technology based on the ON-OFF keying (OOK) modulation scheme, allow data transmission between the controller side and cable side of the transceiver with different power domains. The driver outputs/receiver inputs are also protected from ±8kV electrostatic discharge (ESD) to GND2 on the bus side, as specified by the Human Body Model (HBM).

9.5.2 Thermal Shutdown

If the junction temperature of the CA-IS305xC device exceeds the thermal shutdown threshold $T_{J \text{ (shutdown)}}$ (190°C, typ.), the device turns off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops to normal operation temperature range of the device.

9.5.3 Current-Limit

The CA-IS305xC protect the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. However, this will cause large supply current and dissipation. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed.

9.5.4 Transmitter-Dominant Timeout

The CA-IS305xC devices feature a transmitter-dominant timeout (t_{TXD_DTO}) that prevents erroneous CAN controllers from clamping the bus to a dominant level by maintaining a continuous low TXD signal. When TXD remains in the dominant state (low) for greater than t_{TXD_DTO} , the transmitter is disabled, releasing the bus to a recessive state. After a dominant timeout fault, the transmitter is re-enabled when receiving a rising edge at TXD. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. So the minimum transmitted data rate can be calculated as: 11 bits/ t_{TXD_DTO} = 11 bits / 2ms = 5.5kbps. The transmitter-dominant timeout limits the minimum possible data rate of the CA-IS305xC to 5.5kbps.



10 Application Information

The CAN bus has been a very popular serial communication standard in the industry due to its excellent prioritization and arbitration capabilities. In systems with different voltage domains, isolation is typically used to protect the low voltage side from the high voltage side in case of any faults. The CA-IS305xC family of devices is ideal for these kinds of applications, see Figure 10-1 the typical application circuit.




Figure. 10-1 Typical Application Circuit

These devices can operate up to 5Mbps data rate. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. factors. For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower. The ISO11898 Standard specifies a maximum of 30 nodes. However, with careful design, and consider of high input impedance of the CA-IS305xC, designers can have many more nodes on the CAN bus. The differential input resistance of the CA-IS305xC is a minimum of $30k\Omega$. If 110 pcs CA-IS305xC transceivers are in parallel on a bus, this is equivalent to a 273Ω differential load. That transceiver load of 273Ω in parallel with the 60Ω (the two 120Ω termination resistors in parallel) gives a total 49Ω load on the bus. The driver differential output of CA-IS305xC devices is specified to provide at least 1.5V with a 60Ω load, and additionally specified with a differential output of 1.4V with a 45Ω load. Therefore, the CA-IS305xC theoretically can support over 110 transceivers on a single bus with design margin.

In multidrop CAN applications, it is important to maintain a single linear bus of uniform impedance that is properly terminated at each end. A star, ring, or tree configuration should never be used. Any deviation from the end-to-end wiring scheme creates a stub. High-speed data edges on a stub can create reflections back down to the bus. These reflections can cause data errors by eroding the noise margin of the system. Although stubs are unavoidable in a multidrop system, care should be

Version 1.00 Shanghai Chipanalog Microelectronics Co., Ltd.

taken to keep these stubs as short as possible, especially when operating with high data rates. See Figure 10-2, the typical CAN Bus Operating Circuit, termination may be a single 120Ω resistor at the end of the bus, either on the cable or in a terminating node; or split termination, the two 60Ω termination resistors in parallel may be used if filtering and stabilization of the common mode voltage of the bus is desired.

To ensure reliable operation at all data rates and supply voltages, a $0.1\mu F$ bypass capacitor is recommended at logic-side and bus-side supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. The PCB designer should follow some critical recommendations in order to get the best performance from the design. For the high-speed operating digital circuit boards, we recommend to use the standard FR-4 PCB material and a minimum of four layers is required to accomplish a low EMI PCB design. Layer order from top-to-bottom is: high-speed signal layer, ground plane, power plane, and low-frequency signal layer. Also, keep the input/output traces as short as possible, avoid using vias to make low-inductance paths for the signals.





Figure. 10-2 Typical CAN Bus Operating Circuit




11 Package Information

11.1 SOIC8-WB Package


The values for the dimensions are shown in millimeters.






TOP VIEW

RECOMMENDED LAND PATTERN






FRONT VIEW

LEFT-SIDE VIEW




11.2 SOIC16-WB Package


The values for the dimensions are shown in millimeters.




TOP VIEW



FRONT VIEW



RECOMMENDED LAND PATTERN





LEFT SIDE VIEW



11.3 DUB8 Package


The values for the dimensions are shown in millimeters.






TOP VIEW

RECOMMEDNED LAND PATTERN



FRONT VIEW



LEFT-SIDE VIEW



12 Soldering Information





Figure. 12-1 Soldering Temperature (reflow) Profile

Table. 12-1 Soldering Temperature Parameter


Profile Feature	Pb-Free Soldering
Ramp-up rate ($T_L = 217^{\circ}C$ to peak T_P)	3°C/s max
Time t_s of preheat temp ($T_{smin} = 150$ °C to $T_{smax} = 200$ °C)	60~120 seconds
Time t _L to be maintained above 217°C	60~150 seconds
Peak temperature T _P	260°C
Time t _P within 5°C of actual peak temp	30 seconds max
Ramp-down rate (peak T _P to T _L = 217°C)	6°C/s max
Time from 25°C to peak temperature T _P	8 minutes max

13 Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS3050CW	SOIC	W	16	1000	330	16.4	10.90	10.70	3.20	12.00	16.00	Q1
CA-IS3050CG	SOIC	G	8	1000	330	16.4	11.95	6.15	3.20	16.00	16.00	Q1
CA-IS3052CW	SOIC	W	16	1000	330	16.4	10.90	10.70	3.20	12.00	16.00	Q1
CA-IS3052CG	SOIC	G	8	1000	330	16.4	11.95	6.15	3.20	16.00	16.00	Q1
CA-IS3050CU	DUB	U	8	800	330	24.4	10.90	9.60	4.30	16.00	24.00	Q1



14 Important Statement

The above information is for reference only and intended to help Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

Trademark information

Chipanalog Inc.® and Chipanalog® are registered trademarks of Chipanalog.



http://www.chipanalog.com