

#### CHIP ADVANCED TECHNOLOGY

www.chipadvanced.com



# **General Description**

The CAT6611 is a high-performance and low-cost single channel HDMI transmitter, fully compliant with HDMI 1.2, HDCP 1.1 and backward compatible to DVI 1.0 specifications. The CAT6611 serves to provide the most cost-effective HDMI solution for DTV-ready consumer electronics such as settop boxes, DVD players and A/V receivers, as well as DTV-enriched PC products such as notebooks and desktops, without compromising the performance. Its backward compatibility to DVI standard allows connectivity to myriad video displays such as LCD and CRT monitors, in addition to the ever-so-flourishing flatpanel TVs.

Aside from the various video output formats supported, the CAT6611 also supports up to 8 channels of  $I^2S$  digital audio, with sampling rate up to 192kHz and sample size up to 24 bits. CAT6611 also support S/PDIF input of up to 192kHz sampling rate.

By default the CAT6611 comes with integrated HDCP ROMs which are pre-programmed with HDCP keys that ensures secure digital content transmission. CAT6611 also offers external ROM option that works with either bundled pre-programmed HDCP ROMs or with customers' own HDCP ROMs.

# Features

- Single channel HDMI transmitter
- Compliant with HDMI 1.2, HDCP 1.1 and DVI 1.0 specifications
- Supporting pixel rates from 25MHz to 165MHz
  - DTV resolutions: 480i, 576i, 480p, 576p, 720p, 1080i up to 1080p
  - + PC resolutions: VGA, SVGA, XGA, SXGA up to UXGA
- Various video input interface supporting digital video standards such as:
  - 24-bit RGB/YCbCr 4:4:4
  - 16/20/24-bit YCbCr 4:2:2
  - 8/10/12-bit YCbCr 4:2:2 (CCIR-656)
  - 12-bit double data rate interface
- Bi-direction Color Space Conversion (CSC) between RGB and YCbCr color spaces with programmable coefficients.
- Up/down sampling between YCbCr 4:4:4 and YCbCr 4:2:2
- Dithering for conversion from 12-bit component and 8-bit
- Digital audio input interface supporting
  - audio sample rate: 32~192 kHz
  - sample size: 16~24 bits
  - Up to four I2S interface supporting 8-channel audio

- S/PDIF interface supporting PCM, Dolby Digital, DTS digital audio transmission at up to 192kHz
- Compatible with IEC 60958 and IEC 61937
- Audio down-sampling of 2X and 4X
- Software programmable HDMI output current level of up to +50%, enabling user to optimize the performance for fixed-cable systems or those with pre-defined cable length
- MCLK input is optional for audio operation. Users could opt to implement audio input interface with or without MCLK.
- Integrated/External pre-programmed HDCP keys at customers' requests
- Purely hardware HDCP engine increasing the robustness and security of HDCP operation
- Monitor detection through Hot Plug Detection and Receiver Termination Detection
- Intelligent, programmable power management
- 80-pin LQFP package




Figure 1. CAT6611 pin diagram

**Note:** Pin71 & 72 could be left unconnected for CAT6611 with internal HDCP. When using CAT6611 without internal HDCP key, Pin 71 and Pin 72 serve as the master serial programming interface for external HDCP ROM connection

**CAT6611** 

# **Pin Description**

### **Digital Video Input Pins**

| Pin Name | Direction | Description   | Туре  | Pin No. |
|----------|-----------|---|-------|---------|
| D[23:0]  | Input     | Digital video input pins. D[23:12] are only used in 24-bit    | LVTTL | 49-58,  |
|          |           | single-edged mode. In 12-bit, dual-edged mode D[23:12] should |       | 61-65,  |
|          |           | be tied to ground.  |       | 67-70,  |
|          |           |   |       | 75-79   |
| DE       | Input     | Data enable   | LVTTL | 80      |
| HSYNC    | Input     | Horizontal sync. signal                                       | LVTTL | 1       |
| VSYNC    | Input     | Vertical sync. signal   | LVTTL | 2       |
| PCLK     | Input     | Input data clock  | LVTTL | 66      |

### **Digital Audio Input Pins**

| Pin Name | Direction | Description              | Туре  | Pin No. |
|----------|-----------|--------------------------|-------|---------|
| MCLK     | Input     | Audio master clock input | LVTTL | 6       |
| SCK      | Input     | I2S serial clock input   | LVTTL | 12      |
| WS       | Input     | I2S word select input    | LVTTL | 11      |
| I2S0     | Input     | I2S serial data input    | LVTTL | 10      |
| I2S1     | Input     | I2S serial data input    | LVTTL | 9       |
| I2S2     | Input     | I2S serial data input    | LVTTL | 8       |
| 12S3     | Input     | I2S serial data input    | LVTTL | 7       |
| SPDIF    | Input     | S/PDIF audio input       | LVTTL | 5       |

### **Programming Pins**

| Pin Name | Direction | Description   | Туре     | Pin No. |
|----------|-----------|---|----------|---------|
| INT#     | Output    | Interrupt output. Default active-low (5V-tolerant)            | LVTTL    | 17      |
| SYSRSTN  | Input     | Hardware reset pin. Active LOW (5V-tolerant)                  | Schmitt  | 42      |
| DDCSCL   | I/O       | I <sup>2</sup> C Clock for DDC (5V-tolerant)                  | Schmitt  | 20      |
| DDCSDA   | I/O       | I <sup>2</sup> C Data for DDC (5V-tolerant)                   | Schmitt  | 19      |
| PCSCL    | Input     | Serial Programming Clock for chip programming (5V-tolerant)   | Schmitt  | 43      |
| PCSDA    | I/O       | Serial Programming Data for chip programming (5V-tolerant)    | Schmitt  | 44      |
| OVSS /   | Ground /  | Master serial programming Clock for reading external HDCP Key | Ground / | 72      |
| ROMSCL   | Output    | ROM. When using internal HDCP, Pin 72 should be connected to  | Schmitt  |         |
|          |           | I/O ground (OVSS).  |          |         |
| OVDD /   | Power /   | Master serial programming Data for reading external HDCP Key  | Power /  | 71      |
| ROMSDA   | Input     | ROM. When using internal HDCP, Pin 71 should be connected to  | Schmitt  |         |

|        |       | 3.3V I/O power (OVDD).                   |       |    |
|--------|-------|--|-------|----|
| PCADR  | Input | Serial programming device address select | LVTTL | 41 |
| HPD    | Input | Hot Plug Detection (5V-tolerant)         | LVTTL | 18 |
| ENTEST | Input | Must be tied low via a resistor.         | LVTTL | 21 |
| NC     |       | Must be left unconnected                 |       | 41 |

### HDMI front-end interface pins

| Pin Name | Direction | Description  | Туре   | Pin No. |
|----------|-----------|--|--------|---------|
| TX2P     | Analog    | HDMI Channel 2 positive output                                   | TMDS   | 36      |
| TX2M     | Analog    | HDMI Channel 2 negative output                                   | TMDS   | 35      |
| TX1P     | Analog    | HDMI Channel 1 positive output                                   | TMDS   | 33      |
| TX1M     | Analog    | HDMI Channel 1 negative output                                   | TMDS   | 32      |
| TX0P     | Analog    | HDMI Channel 0 positive output                                   | TMDS   | 30      |
| TX0M     | Analog    | HDMI Channel 0 negative output                                   | TMDS   | 29      |
| TXCP     | Analog    | HDMI Clock Channel positive output                               | TMDS   | 27      |
| ТХСМ     | Analog    | HDMI Clock Channel negative output                               | TMDS   | 26      |
| REXT     | Analog    | External resistor for setting TMDS output level. Default tied to | Analog | 24      |
|          |           | AVCC via a 475-Ohm SMD resistor.                                 |        |         |

### **Power/Ground Pins**

| Pin Name | Description                       | Туре   | Pin No.           |
|----------|-----------------------------------|--------|-------------------|
| IVDD     | Digital logic power (1.8V)        | Power  | 4, 16, 45, 59, 74 |
| IVSS     | Digital logic ground              | Ground | 3, 15, 46, 60, 73 |
| OVDD     | I/O Pin power (3.3V)              | Power  | 13, 48            |
| OVSS     | I/O Pin ground                    | Ground | 14, 47            |
| AVCC     | HDMI analog frontend power (3.3V) | Power  | 28, 34            |
| AGND     | HDMI analog frontend ground       | Ground | 25, 31, 37        |
| PVCC1    | HDMI core PLL power (3.3V)        | Power  | 23                |
| PGND1    | HDMI core PLL ground              | Ground | 22                |
| PVCC2    | Filter PLL power (3.3V)           | Power  | 38                |
| PGND2    | Filter PLL ground                 | Ground | 39                |

# **Functional Description**

CAT6611 provides complete solutions for HDMI Source systems by implementing all the required HDMI functions. In addition, advanced processing algorithms are employed to optimize the performance of video processing such as color space conversion and up/down sampling. The following picture is the functional block digram of CAT6611, which describes clearly the data flow.




Figure 2. Functional block diagram of CAT6611

## Video Data Processing Flow

Figure 3 depicts the video data processing flow. For the purpose of retaining maximum flexibility, most of the block enablings and path bypassings are controlled through register programming. Please refer to CAT6611 Programming Guide for detailed and precise descriptions.

As can be seen from Figure 3, the first step of video data processing is to prepare the video data (Data), data enable signal (DE), video clock (Clock), horizontal sync and vertical sync signals (H/VSYNC). While the video data and video clock are always readily available from input pins, the preparation of the data enable and sync signals require special extraction process (Embedded Ctrl. Signals Extraction & DE Generator) depending on the format of input video data.

All the data then undergo a series of video processing including YCbCr up/down-sampling, color-space conversion and dithering. Depending on the selected input and output video formats, different processing blocks are either enabled or bypassed via register control. For the sake of flexibility, this is all done in software register programming. Therefore, extra care should be taken in

keeping the selected input-output format combination and the corresponding video processing block selection. Please refer to the CAT6611 Programming Guide for suggested register setting.




Figure 3. Video data processing flow of CAT6611

Designated as D[23:0], the input video data could take on bus width of 8 bits to 24 bits. This input interface could be configured through register setting to provide various data formats as listed in Table 1.

Although not explicitly depicted in Figure 3, input video clock (PCLK) can be configured to be multiplied by 0.5, 2 or 4, so as to support special formats such as CCIR-656 and pixel-repeating. This is also enabled by software programming.

General description of block functions is as follows:

## Extraction of embedded control signals (Embedded Ctrl. Signals Extraction)

Input video formats with only embedded sync signals rely on this block to derive the proper Hsync, Vsync and DE signals. Specifically, CCIR-656 video streams includes Start of Active Video (SAV) and End of Active Video (EAV) that this block uses to extract the required control signals.

### Generation of data enable signal (DE Generator)

DE signal defines the region of active video data. In cases where the video decoders supply no such DE signals to CAT6611, this block is used to generate appropriate DE signal from Hsync, Vsync and Clock.

## Upsampling (YCbCr422 to YCbCr444)

In cases where input signals are in YCbCr 4:2:2 format and output is selected as 4:4:4, this block is

enabled to do the upsampling. Well-designed signal filtering is employed to avoid visible artifacts generated during upsampling.

### Bi-directional Color Space Conversion (YCbCr ↔ RGB)

Many video decoders only offer YCbCr outputs, while DVI 1.0 supports only RGB color space. In order to offer full compatibility between various Source and Sink combination, this block offers bi-directional RGB  $\leftrightarrow$  YCbCr color space conversion (CSC). To provide maximum flexibility, the maxtrix coefficients of the CSC engine in CAT6611 are fully programmable. Users of CAT6611 could elect to employ their preferred conversion formula.

### Dithering (Dithering 12-to-8)

All the video processings in CAT6611 are done in 12 bits per channel in order to minimize rounding errors and other computational residuals that occur during processing. For outputing to the 8-bits-per-channel formats, decimation from 12 bits to 8 bits is required. This block performs the necessary dithering for decimation to prevent visible artifacts from appearing.

### Downsampling (YCbCr444 to YCbCr422)

In cases where input signals are in YCbCr 4:4:4 format and output is selected as YCbCr 4:2:2, this block is enabled to do the downsampling. Well-designed signal filtering is employed to avoid visible artifacts generated during downsampling.

### HDCP engine (HDCP)

The HDCP engine in CAT6611 handles all the processing required by HDCP mechanism in hardware. Software intervention is not necessary except checking for revocation. Preprogrammed HDCP keys are also embedded in CAT6611. Users need not worry about the purchasing and management of the HDCP keys as Chip Advanced Technology will take care of them.

### TMDS driver (TMDS Driver)

The final stop of the data processing flow is TMDS serializer. The TMDS driver serializes the input parallel data and drive out the proper electrical signals to the HDMI cable. The output current level is controlled through connecting a precision resistor of proper value to Pin 24 (REXT).

## **Supported Input Video Formats**

Table 1 lists the input video formats supported by CAT6611.

|           |        |       |          |          | Input Pixel clock frequency (MHz) |      |     |       |       |       |       |      |
|-----------|--------|-------|----------|----------|-----------------------------------|------|-----|-------|-------|-------|-------|------|
| Color     | Video  | Input | Bus      | Hsync/   | 480i                              | 480p | XGA | 720p  | 1080i | SXGA  | 1080p | UXGA |
| Space     | Format | Chs   | Width    | Vsync    | 4001                              | 400p | AGA | 720p  | 10001 | SAGA  | 10000 | UNGA |
| RGB 4:4:4 | 4.4.4  | 3     | 24       | Separate | 13.5                              | 27   | 65  | 74.25 | 74.25 | 108   | 148.5 | 162  |
|           | 4.4.4  | 1     | 12       | Separate | 13.5                              | 27   | 65  | 74.25 | 74.25 |       |       |      |
|           | 4:4:4  | 3     | 24       | Separate | 13.5                              | 27   | 65  | 74.25 | 74.25 | 108   | 148.5 | 162  |
|           |        | 4.4.4 | 1        | 12       | Separate                          | 13.5 | 27  | 65    | 74.25 | 74.25 |       |      |
| YCbCr     |        | 2     | 16/20/24 | Separate | 13.5                              | 27   | 65  | 74.25 | 74.25 | 108   | 148.5 | 162  |
| TCDCI     | 4:2:2  | 2     | 10/20/24 | Embedded | 13.5                              | 27   | 65  | 74.25 | 74.25 | 108   | 148.5 | 162  |
|           | 4.2.2  | 1     | 8/10/12  | Separate | 27                                | 54   | 130 | 148.5 |       |       |       |      |
|           |        | I     | 0/10/12  | Embedded | 27                                | 54   | 130 | 148.5 |       |       |       |      |

Table 1. Input video formats supported by CAT6611

Notes:

1. Table cells that are left blanks are those format combinations that are not supported by CAT6611.

2. Input channel number is defined by the way the three color components (either R, G & B or Y, Cb & Cr) are arranged. Refer to Video Data Bus Mappings starting page 17 for better understanding.

3. Embedded sync signals are defined by CCIR-656 standard, using SAV/EAV sequences of FF, 00, 00, XY.

4. The original pixel clock of 480i is 13.5MHz. HDMI standard mandates that a 27MHz pixel clock be used and pixel repeating is employed to keep the frequency range of the HDMI link within control.

## Audio Data Capture and Processing

CAT6611 takes in four  $I^2S$  inputs as well as one S/PDIF input of audio data. The four  $I^2S$  inputs allow transmission of 8-channel uncompressed audio data at up to 192kHz sample rate. The S/PDIF input allows transmission of uncompressed PCM data (IEC 60958) or compressed multi-channel data (IEC 61937) at up to 192kHz.

| Down compling factor of 2 | $192 \text{kHz} \rightarrow 96 \text{kHz}$ | $176.4$ kHz $\rightarrow$ 88.2kHz             |
|---------------------------|--|---|
| Down-sampling factor of 2 | 96kHz $\rightarrow$ 48kHz                  | $88.2 \text{kHz} \rightarrow 44.1 \text{kHz}$ |
| Down-sampling factor of 4 | $192 \text{kHz} \rightarrow 48 \text{kHz}$ | $176.4$ kHz $\rightarrow$ 44.1kHz             |

Table 2. Audio down-samplings supported by CAT6611

Note that MCLK input is optional for CAT6611. By default CAT6611 generates the MCLK internally to process the audio. Neither I<sup>2</sup>S nor S/PDIF inputs requires MCLK input, coherent or not. However, if the user prefers inputing MCLK from external audio source, such configuration could be enabled through register setting. Refer to CAT6611 Programming Guide for such setting.

Audio data can be down sampled to support a wider range of audio DACs. CAT6611 offers audio

down-sampling of both a factor of two and a factor of four. Refer to Table 2 for supported down-samplings.

## **Interrupt Generation**

The system micro-controller should take in the interrupt signal output by CAT6611 at PIN 17 (INT). CAT6611 generates an interrupt signal with events involving the following signals or situations:

- 1. Hot-plug detection (Pin 18, HPD) experiences state changes.
- Receiver detection circuit reports the presence or absence of an active termination at the TMDS Clock Channel (Register 0Eh[5], RxSENDetect)
- 3. DDC bus is hanged for any reasons
- 4. Audio FIFO overflows
- 5. HDCP authentication fails
- 6. Video data is stable or not

A typical initialization of HDMI link should be based on interrupt signal and appropriate register probing. Recommended flow is detailed in CAT6611 Programming Guide. Simply put, the microcontroller should monitor the HPD status first. Upon valid HPD event, move on to check RxSENDetect register to see if the receiver chip is ready for further handshaking. When RxSENDetect is asserted, start reading EDID data through DDC channels and carry on the rest of the handshaking subsequently.

If the micro-controller makes no use of the interrupt signal as well as the above-mentioned status registers, the link establishment might fail. Please do follow the suggested initialization flow recommended in CAT6611 Programming Guide.

# **Configuration and Function Control**

CAT6611 includes two serial programming ports by default (i.e. with embedded HDCP keys): one for interfacing with micro-controller, the other for accessing the DDC channels of HDMI link. If the customer elects to use CAT6611 with external HDCP keys, there's an additional serial programming port for interfacing with the HDCP ROM.

The serial programming interface for interfacing the micro-controller is a slave interface, comprising PCSCL (Pin 43) and PCSDA (Pin 44). The micro-controller uses this interface to monitor all the statuses and control all the functions. Two device addresses are available, depending on the input logic level of PCADR (Pin 41). <u>If PCADR is pulled high by the user, the device address is **0x9A**. If pulled low, **0x98**.</u>

The I<sup>2</sup>C interface for accessing the DDC channels of the HDMI link is a master interface, comprising DDCSCL (Pin 20) and DDCSDA (Pin 19). CAT6611 uses this interface to read the EDID data and perform HDCP authentication protocol with the sink device over the HDMI cable.

For temporarily storing the acquired EDID data, CAT6611 includes a 32 bytes dedicated FIFO. The micro-controller may command CAT6611 to acquire 32 bytes of EDID information, read it back and then continue to read the next 32 bytes until getting all neccessary EDID informations.

The HDCP protocol of CAT6611 is completely implemented in hardware. No software intervention is needed except for revocation list checking. Various HDCP-related statuses are stored in HDCP registers for the reference of micro-controller. Refer to CAT6611 Programming Guide for detailed register descriptions. The HDCP Standard also specifies a special message read protocol other than the standard I<sup>2</sup>C protocol. See Figure 4 for checking HDCP port link integrity.



S=Start; R=Read; A=Ack; NA=No Ack; P=Stop

### Figure 4. HDCP port link integrity message read

Shall the user opt to purchase CAT6611 with external HDCP ROM, Pin 72 (ROMSCL) and Pin 71 (ROMSDA) form the third serial programming port and interface with the external HDCP ROM. This interface is a master one.

All serial programming interfaces conform to standard I<sup>2</sup>C transactions and operate at up to 100kHz.

# **Electrical Specifications**

#### **Absolute Maximum Ratings**

| Symbol           | Parameter                           | Min. | Тур | Max      | Unit |
|------------------|-------------------------------------|------|-----|----------|------|
| IVDD             | Core logic supply voltage           | -0.3 |     | 2.5      | V    |
| OVDD             | I/O pins supply voltage             | -0.3 |     | 4.0      | V    |
| AVCC             | HDMI analog frontend supply voltage | -0.3 |     | 4.0      | V    |
| PVCC1            | HDMI core PLL supply voltage        | -0.3 |     | 4.0      | V    |
| PVCC2            | Filter PLL supply voltage           | -0.3 |     | 4.0      | V    |
| VI               | Input voltage                       | -0.3 |     | OVDD+0.3 | V    |
| Vo               | Output voltage                      | -0.3 |     | OVDD+0.3 | V    |
| TJ               | Junction Temperature                |      |     | 125      | °C   |
| T <sub>STG</sub> | Storage Temperature                 | -65  |     | 150      | °C   |
| ESD_HB           | Human body mode ESD sensitivity     | 2000 |     |          | V    |
| ESD_MM           | Machine mode ESD sensitivity        | 200  |     |          | V    |

Notes:

1. Stresses above those listed under Absolute Maximum Ratings might result in permanent damage to the device.

2. Refer to Functional Operation Conditions for normal operation.

#### **Functional Operation Conditions**

| Symbol               | Parameter                              | Min.  | Тур | Max   | Unit                        |
|----------------------|--|-------|-----|-------|-----------------------------|
| IVDD                 | Core logic supply voltage              | 1.71  | 1.8 | 1.89  | V                           |
| OVDD                 | I/O pins supply voltage                | 2.97  | 3.3 | 3.63  | V                           |
| AVCC                 | HDMI analog frontend supply voltage    | 3.135 | 3.3 | 3.465 | V                           |
| PVCC1                | HDMI core PLL supply voltage           | 3.135 | 3.3 | 3.465 | V                           |
| PVCC2                | Filter PLL supply voltage              | 3.0   | 3.3 | 3.6   | V                           |
| V <sub>CCNOISE</sub> | Supply noise                           |       |     | 100   | $\mathrm{mV}_{\mathrm{pp}}$ |
| T <sub>A</sub>       | Ambient temperature                    | 0     | 25  | 70    | °C                          |
| $\Theta_{ja}$        | Junction to ambient thermal resistance |       |     | 40    | °C/W                        |

Notes:

1. AVCC, PVCC1 and PVCC2 should be regulated.

2. See System Design Consideration at page 24 for supply decoupling and regulation.

#### **Operation Supply Current Specification**

| Symbol                 | Parameter   | Conditions  | Тур   | Max   | Unit |
|------------------------|---|---|-------|---|------|
| I <sub>IVDD_OP</sub>   | IVDD current under normal operation                         | DVI-1   | 22.9  | 24.4  | mA   |
|                        |   | DVI-1         22.9         24.4         r           HDMI-1         24.1         26.6         r           HDMI-2         51.3         56.5         r           HDMI-3         110         130         r           DVI-2         72.9         88.8         r           DVI-1         0.26         0.43         r           HDMI-3         0.56         0.57         r           HDMI-2         0.36         0.57         r           HDMI-3         0.56         0.74         r           DVI-2         0.76         0.93         r           rmal operation         DVI-1         10.98         12.3         r           rmai operation         DVI-1         10.98         12.3         r           HDMI-3         38.6         42.6         r           DVI-2         43.2         47.4         r           HDMI-3         38.6         42.6 | mA    |   |      |
|                        |   | HDMI-2  | 51.3  | 56.5  | mA   |
|                        |   | HDMI-3  | 110   | 130   | mA   |
|                        |   | DVI-2   | 72.9  | 88.8  | mA   |
| I <sub>OVDD_OP</sub>   | OVDD current under normal operation                         | DVI-1   | 0.26  | 0.43  | mA   |
|                        |   | HDMI-1  | 0.27  | 0.43  | mA   |
|                        |   | HDMI-2  | 0.36  | 0.57  | mA   |
|                        |   | HDMI-3  | 0.56  | 0.74  | mA   |
|                        |   | DVI-2   | 0.76  | 0.93  | mA   |
| I <sub>AVCC_OP</sub>   | AVCC current under normal operation                         | DVI-1   | 10.98 | 12.3  | mA   |
|                        |   | HDMI-1  | 11.2  | 12.6  | mA   |
|                        |   | HDMI-2  | 22.7  | 25.5  | mA   |
|                        |   | HDMI-3  |       | mA  |      |
|                        |   | DVI-2   | 43.2  | 47.4  | mA   |
| I <sub>PVCC1_OP</sub>  | PVCC1 current under normal operation                        | DVI-1   | 1.7   | 1.9   | mA   |
|                        |   | HDMI-1  | 1.8   | 2   | mA   |
|                        |   | HDMI-2  | 4.5   | 4.9   | mA   |
|                        |   | HDMI-3  | 9.3   | 9.9   | mA   |
|                        |   | DVI-2   | 10.3  | 12.3         12.6         25.5         42.6         47.4         1.9         2         4.9         9.9         10.8         1.3         1.4         3.8         8.1   | mA   |
| I <sub>PVCC2_OP</sub>  | PVCC2 current under normal operation                        | DVI-1   | 1.3   | 1.3   | mA   |
|                        |   | HDMI-1  | 1.4   | 1.4   | mA   |
|                        |   | HDMI-2  | 3.6   | 3.8   | mA   |
|                        |   | HDMI-3  | 7.7   | 8.1   | mA   |
|                        |   | DVI-2   | 8.4   | 8.9   | mA   |
| PW <sub>TOTAL_OP</sub> | Total power consumption under normal operation <sup>3</sup> | DVI-1   | 88    | 106   | mW   |
|                        |   | HDMI-1  | 92    | 112   | mW   |
|                        |   | HDMI-2  | 195   | 22.7       25.5         38.6       42.6         43.2       47.4         1.7       1.9         1.8       2         4.5       4.9         9.3       9.9         10.3       10.8         1.3       1.3         1.4       1.4         3.6       3.8         7.7       8.1         8.4       8.9         88       106         92       112         195       237         383       478 | mW   |
|                        |   | HDMI-3  | 383   | 478   | mW   |
|                        |   | DVI-2   | 338   | 421   | mW   |

Notes:

1. Typ: OVDD=AVCC=PVCC1=PVCC2=3.3V, IVDD=1.8V

Max: OVDD=AVCC=PVCC1=PVCC2=3.6V, IVDD=1.98V

 DVI-1: VGA with HDCP, 640 x 480@60Hz, PCLK=25MHz DVI-2: UXGA with HDCP, 1600 x 1200@60Hz, PCLK=162MHz HDMI-1: 480p with 8-channel audio, PCLK=27MHz HDMI-2: 720p/1080i with 8-channel audio, PCLK=74.25MHz HDMI-3: 1080p with 8-channel audio, PCLK=148.5MHz

3. PW<sub>TOTAL\_OP</sub> are calculated by multiplying the supply currents with their corresponding supply voltage and summing up all the items.

### **DC Electrical Specification**

Under functional operation conditions

| Symbol             | Parameter   | Pin Type | Conditions                 | Min.  | Тур | Max                 | Unit |
|--------------------|---|----------|----------------------------|-------|-----|---------------------|------|
| V <sub>IH</sub>    | Input high voltage <sup>1</sup>                     | LVTTL    |                            | 2.0   |     |                     | V    |
| V <sub>IL</sub>    | Input low voltage <sup>1</sup>                      | LVTTL    |                            |       |     | 0.8                 | V    |
| V <sub>T</sub>     | Switching threshold <sup>1</sup>                    | LVTTL    |                            |       | 1.5 |                     | V    |
| V <sub>T-</sub>    | Schmitt trigger negative going threshold            | Schmitt  |                            | 0.8   | 1.1 |                     | V    |
|                    | voltage <sup>1</sup>                                |          |                            |       |     |                     |      |
| V <sub>T+</sub>    | Schmitt trigger positive going threshold            | Schmitt  |                            |       | 1.6 | 2.0                 | V    |
|                    | voltage <sup>1</sup>                                |          |                            |       |     |                     |      |
| V <sub>OL</sub>    | Output low voltage <sup>1</sup>                     | LVTTL    | I <sub>OL</sub> =2~16mA    |       |     | 0.4                 |      |
| V <sub>OH</sub>    | Output high voltage <sup>1</sup>                    | LVTTL    | I <sub>он</sub> =-2~-16mA  | 2.4   |     |                     |      |
| I <sub>IN</sub>    | Input leakage current <sup>1</sup>                  | all      | V <sub>IN</sub> =5.5V or 0 |       | ±5  |                     | μA   |
| I <sub>OZ</sub>    | Tri-state output leakage current <sup>1</sup>       | all      | V <sub>IN</sub> =5.5V or 0 |       | ±10 |                     | μA   |
| I <sub>OL</sub>    | Serial programming output sink current <sup>2</sup> | Schmitt  | V <sub>OUT</sub> =0.2V     | 4     |     | 16                  | mA   |
| V <sub>swing</sub> | TMDS output single-ended swing <sup>3</sup>         | TMDS     | $R_{LOAD}$ =50 $\Omega$    | 400   |     | 600                 | mA   |
|                    |   |          | V <sub>LOAD</sub> =3.3V    |       |     |                     |      |
|                    |   |          | R <sub>EXT</sub> =475Ω     |       |     |                     |      |
| VOHTMDS            | TMDS output high voltage <sup>3</sup>               | TMDS     |                            | VLOAD |     | V <sub>LOAD</sub> + | V    |
|                    |   |          |                            | -10mV |     | 10mV                |      |
| I <sub>OFF</sub>   | Single-ended standby output current <sup>3</sup>    | TMDS     | V <sub>OUT</sub> =0        |       |     | 10                  | μA   |

Notes:

1. Guaranteed by I/O design.

- 2. The serial programming output ports are not real open-drain drivers. Sink current is guaranteed by I/O design under the condition of driving the output pin with 0.2V. In a real serial programming environment, multiple devices and pull-up resistors could be present on the same bus, rendering the effective pull-up resistance much lower than that specified by the I<sup>2</sup>C Standard. When set at maximum current, the serial programming output ports of CAT6611 are capable of pulling down an effective pull-up resistance as low as 500Ω connected to 5V termination voltage to the standard I<sup>2</sup>C V<sub>IL</sub>. When experiencing insufficient low level problem, try setting the current level to higher than default. Refer to CAT6611 Programming Guide for proper register setting.
- 3. Limits defined by HDMI 1.2 standard

### **Audio AC Timing Specification**

Under functional operation conditions

| Symbol             | Parameter                    | Conditions       | Min. | Тур | Max | Unit |
|--------------------|------------------------------|------------------|------|-----|-----|------|
| F <sub>S_I2S</sub> | I <sup>2</sup> S sample rate | Up to 8 channels | 32   |     | 192 | kHz  |
| $F_{S\_SPDIF}$     | S/PDIF sample rate           | 2 channels       | 32   |     | 192 | kHz  |

### Video AC Timing Specification

Under functional operation conditions

| Parameter                                    | Conditions  | Min.   | Тур  | Max  | Unit  |
|--|---|--|--|--|---|
| PCLK pixel clock period <sup>1</sup>         | Single-edged  | 6.06   |  | 40   | ns  |
| PCLK pixel clock frequency <sup>1</sup>      | clocking  | 25   |  | 165  | MHz   |
| PCLK dual-edged clock period <sup>2</sup>    | Dual adred alcolving  | 13.47  |  | 40   | ns  |
| PCLK dual-edged clock frequency <sup>2</sup> | Dual-edged clocking   | 25   |  | 74.25  | MHz   |
| PCLK clock duty cycle                        |   | 40%  |  | 60%  |   |
| PCLK worst-case jitter                       |   |  |  | 2.0  | ns  |
| Video data setup time <sup>3</sup>           | Single-edged  | 1.5  |  |  | ns  |
| Video data hold time <sup>3</sup>            | clocking  | 0.7  |  |  | ns  |
| Video data setup time <sup>3</sup>           | Dual adred alcolving  | 1.5  |  |  | ns  |
| Video data hold time <sup>3</sup>            |   | 0.7  |  |  | ns  |
|  | PCLK pixel clock frequency <sup>1</sup><br>PCLK dual-edged clock period <sup>2</sup><br>PCLK dual-edged clock frequency <sup>2</sup><br>PCLK clock duty cycle<br>PCLK worst-case jitter<br>Video data setup time <sup>3</sup><br>Video data setup time <sup>3</sup> | PCLK pixel clock frequency1clockingPCLK dual-edged clock period2Dual-edged clockingPCLK dual-edged clock frequency2Dual-edged clockingPCLK clock duty cyclePCLK worst-case jitterVideo data setup time3Single-edgedVideo data setup time3ClockingVideo data setup time3Dual-edged clocking | PCLK pixel clock frequency1clocking25PCLK dual-edged clock period2Dual-edged clocking13.47PCLK dual-edged clock frequency2Dual-edged clocking25PCLK clock duty cycle40%PCLK worst-case jitter40%Video data setup time3Single-edged1.5Video data setup time3Clocking0.7Video data setup time3Dual-edged clocking1.5 | PCLK pixel clock frequency1clocking25PCLK dual-edged clock period2Dual-edged clocking13.47PCLK dual-edged clock frequency2Dual-edged clocking25PCLK clock duty cycle40%40%PCLK worst-case jitter1.5Video data setup time3Single-edged1.5Video data setup time3Dual-edged clocking0.7Video data setup time3Dual-edged clocking1.5 | PCLK pixel clock frequency1clocking25165PCLK dual-edged clock period2 $Dual-edged clocking$ 13.4740PCLK dual-edged clock frequency2 $Dual-edged clocking$ 2574.25PCLK clock duty cycle40%60%PCLK worst-case jitter2.02.0Video data setup time3Single-edged1.5Video data setup time3 $Dual-edged clocking$ 1.5Uideo data setup time3 $Dual-edged clocking$ 1.5 |

Notes:

1. Fpixel is the inverse of Tpixel. Operating frequency range is given here while the actual video clock frequency should comply with all video timing standards. Refer to Table 1 for supported video timings and corresponding pixel frequencies.

2. 12-bit dual-edged clocking is supported up to 74.5MHz of PCLK frequency, which covers 720p/1080i.

3. All setup time and hold time specifications are with respect to the latching edge of PCLK selected by the user through register programming.

# Video Data Bus Mappings

CAT6611 supports various input data mappings and formats, including those with embedded control signals only. Corresponding register setting is mandatory for any chosen input data mappings. Refer to CAT6611 Programming Guide for detailed instruction.

| Color Space | Video Format | Input Channels | Bus Width | H/Vsync         | Clocking   | Table    |    |       |           |
|-------------|--------------|----------------|-----------|-----------------|------------|----------|----|-------|-----------|
| RGB         | 4.4.4        | 3              | 24        | Seperate        | 1X         | 4        |    |       |           |
| RGD         | 4:4:4        | 1              | 12        | Seperate        | Dual-edged | 9        |    |       |           |
|             | 4:4:4        | 3              | 24        | Seperate        | 1X         | 4        |    |       |           |
|             | 4.4.4        | 1              | 12        | Seperate        | Dual-edged | 9        |    |       |           |
| YCbCr       |              | 2              | 16/20/24  | Seperate        | 1X         | 5        |    |       |           |
| TCDCI       |              |                |           | 4:2:2 1 8/10/12 | 10/20/24   | Embedded | 1X | 6     |           |
|             | 4.2.2        |                |           |                 | 0/10/10    | Seperate | 2X | 8     |           |
|             |              |                |           |                 | 1          | 1        | 1  | 1 8/1 | 1 8/10/12 |

 Table 3. Input video format supported by CAT6611


With certain input formats, not all 24 data input pins are used. In that case, it is recommended to tie the unused input pins to ground.


## RGB 4:4:4 and YCbCr 4:4:4, 24 Bits with Separate Syncs

These are the simpliest formats, with a complete definition of every pixel in each clock period. Timing diagram is depicted in Fig. 5 in the example of RGB. The timing of YCbCr 4:4:4 follow suits.

| Pin Name | RGB   | YCbCr |
|----------|-------|-------|
| D0       | B0    | Cb0   |
| D1       | B1    | Cb1   |
| D2       | B2    | Cb2   |
| D3       | B3    | Cb3   |
| D4       | B4    | Cb4   |
| D5       | B5    | Cb5   |
| D6       | B6    | Cb6   |
| D7       | B7    | Cb7   |
| D8       | G0    | Y0    |
| D9       | G1    | Y1    |
| D10      | G2    | Y2    |
| D11      | G3    | Y3    |
| D12      | G4    | Y4    |
| D13      | G5    | Y5    |
| D14      | G6    | Y6    |
| D15      | G7    | Y7    |
| D16      | R0    | Cr0   |
| D17      | R1    | Cr1   |
| D18      | R2    | Cr2   |
| D19      | R3    | Cr3   |
| D20      | R4    | Cr4   |
| D21      | R5    | Cr5   |
| D22      | R6    | Cr6   |
| D23      | R7    | Cr7   |
| HSYNC    | HSYNC | HSYNC |
| VSYNC    | VSYNC | VSYNC |
| DE       | DE    | DE    |

Table 4. RGB & YCbCr 4:4:4 Mappings







### YCbCr 4:2:2 with Separate Syncs

YCbCr 4:2:2 format does not have one complete pixel for every clock period. Luminace channel (Y) is given for every pixel, while the two chroma channels are given alternatively on every other clock period. The average bit amount of Y is twice that of Cb or Cr. Depending on the bus width, each component could take on different lengths. The DE period should contain an even number of clock periods. Figure 6 gives a timing example of 16-bit YCbCr 4:2:2. The 20-bit and 24-bit versions are similar.

|          | YCbCr 4  | :2:2 16-bit | t YCbCr 4:2:2 20-bit |            | YCbCr 4  | :2:2 24-bit |
|----------|----------|-------------|----------------------|------------|----------|-------------|
| Pin Name | Pixel#2N | Pixel#2N+1  | Pixel#2N             | Pixel#2N+1 | Pixel#2N | Pixel#2N+1  |
| D0       | grounded | grounded    | grounded             | grounded   | Y0       | Y0          |
| D1       | grounded | grounded    | grounded             | grounded   | Y1       | Y1          |
| D2       | grounded | grounded    | Y0                   | Y0         | Y2       | Y2          |
| D3       | grounded | grounded    | Y1                   | Y1         | Y3       | Y3          |
| D4       | grounded | grounded    | grounded             | grounded   | Cb0      | Cr0         |
| D5       | grounded | grounded    | grounded             | grounded   | Cb1      | Cr1         |
| D6       | grounded | grounded    | Cb0                  | Cr0        | Cb2      | Cr2         |
| D7       | grounded | grounded    | Cb1                  | Cr1        | Cb3      | Cr3         |
| D8       | Y0       | Y0          | Y2                   | Y2         | Y4       | Y4          |
| D9       | Y1       | Y1          | Y3                   | Y3         | Y5       | Y5          |
| D10      | Y2       | Y2          | Y4                   | Y4         | Y6       | Y6          |
| D11      | Y3       | Y3          | Y5                   | Y5         | Y7       | Y7          |
| D12      | Y4       | Y4          | Y6                   | Y6         | Y8       | Y8          |
| D13      | Y5       | Y5          | Y7                   | Y7         | Y9       | Y9          |
| D14      | Y6       | Y6          | Y8                   | Y8         | Y10      | Y10         |
| D15      | Y7       | Y7          | Y9                   | Y9         | Y11      | Y11         |
| D16      | Cb0      | Cr0         | Cb2                  | Cr2        | Cb4      | Cr4         |
| D17      | Cb1      | Cr1         | Cb3                  | Cr3        | Cb5      | Cr5         |
| D18      | Cb2      | Cr2         | Cb4                  | Cr4        | Cb6      | Cr6         |
| D19      | Cb3      | Cr3         | Cb5                  | Cr5        | Cb7      | Cr7         |
| D20      | Cb4      | Cr4         | Cb6                  | Cr6        | Cb8      | Cr8         |
| D21      | Cb5      | Cr5         | Cb7                  | Cr7        | Cb9      | Cr9         |
| D22      | Cb6      | Cr6         | Cb8                  | Cb8        | Cb10     | Cr10        |
| D23      | Cb7      | Cr7         | Cb9                  | Cb9        | Cb11     | Cr11        |
| HSYNC    | HSYNC    | HSYNC       | HSYNC                | HSYNC      | HSYNC    | HSYNC       |
| VSYNC    | VSYNC    | VSYNC       | VSYNC                | VSYNC      | VSYNC    | VSYNC       |
| DE       | DE       | DE          | DE                   | DE         | DE       | DE          |

#### Table 5. Mappings of YCbCr 4:2:2 with separate syncs






## YCbCr 4:2:2 with Embedded Syncs

This is similar to the previous format. The only difference is that the syncs are embedded. Bus width could be 16-bit, 20-bit or 24-bit. Figure 7 gives a timing example of 16-bit YCbCr 4:2:2. The 20-bit and 24-bit versions are similar.

|          | YCbCr 4: | 2:2 16-bit | YCbCr 4: | 2:2 20-bit | YCbCr 4: | 2:2 24-bit |
|----------|----------|------------|----------|------------|----------|------------|
| Pin Name | Pixel#2N | Pixel#2N+1 | Pixel#2N | Pixel#2N+1 | Pixel#2N | Pixel#2N+1 |
| D0       | grounded | grounded   | grounded | grounded   | Y0       | Y0         |
| D1       | grounded | grounded   | grounded | grounded   | Y1       | Y1         |
| D2       | grounded | grounded   | Y0       | Y0         | Y2       | Y2         |
| D3       | grounded | grounded   | Y1       | Y1         | Y3       | Y3         |
| D4       | grounded | grounded   | grounded | grounded   | Cb0      | Cr0        |
| D5       | grounded | grounded   | grounded | grounded   | Cb1      | Cr1        |
| D6       | grounded | grounded   | Cb0      | Cr0        | Cb2      | Cr2        |
| D7       | grounded | grounded   | Cb1      | Cr1        | Cb3      | Cr3        |
| D8       | Y0       | Y0         | Y2       | Y2         | Y4       | Y4         |
| D9       | Y1       | Y1         | Y3       | Y3         | Y5       | Y5         |
| D10      | Y2       | Y2         | Y4       | Y4         | Y6       | Y6         |
| D11      | Y3       | Y3         | Y5       | Y5         | Y7       | Y7         |
| D12      | Y4       | Y4         | Y6       | Y6         | Y8       | Y8         |
| D13      | Y5       | Y5         | Y7       | Y7         | Y9       | Y9         |
| D14      | Y6       | Y6         | Y8       | Y8         | Y10      | Y10        |
| D15      | Y7       | Y7         | Y9       | Y9         | Y11      | Y11        |
| D16      | Cb0      | Cr0        | Cb2      | Cr2        | Cb4      | Cr4        |
| D17      | Cb1      | Cr1        | Cb3      | Cr3        | Cb5      | Cr5        |
| D18      | Cb2      | Cr2        | Cb4      | Cr4        | Cb6      | Cr6        |
| D19      | Cb3      | Cr3        | Cb5      | Cr5        | Cb7      | Cr7        |
| D20      | Cb4      | Cr4        | Cb6      | Cr6        | Cb8      | Cr8        |
| D21      | Cb5      | Cr5        | Cb7      | Cr7        | Cb9      | Cr9        |
| D22      | Cb6      | Cr6        | Cb8      | Cb8        | Cb10     | Cr10       |
| D23      | Cb7      | Cr7        | Cb9      | Cb9        | Cb11     | Cr11       |
| HSYNC    | grounded | grounded   | grounded | grounded   | grounded | grounded   |
| VSYNC    | grounded | grounded   | grounded | grounded   | grounded | grounded   |
| DE       | grounded | grounded   | grounded | grounded   | grounded | grounded   |

Table 6. Mappings of YCbCr 4:2:2 with embedded syncs




### Figure 7. 16-bit YCbCr 4:2:2 with embedded syncs

### CCIR-656 Format

The CCIR-656 format is yet another variation of the YCbCr formats. The bus width is further reduced by half compared from the previous YCbCr 4:2:2 formats, to either 8-bit, 10-bit or 12-bit. To compensate for the halving of data bus, PCLK is doubled. With the double-rate input clock, luminance channel (Y) and chroma channels (Cb or Cr) are alternated. CAT6611 supports CCIR-656 format of up to 720p or 1080i, with the doubled-rate clock running at 148.5MHz. CCIR-656 format supports embedded syncs only. Figure 8 gives an example of 8-bit CCIR-656. 10-bit and 12-bit versions are similar.

|          | CCIR-6   | 56 8-bit | CCIR-6   | 56 10-bit | CCIR-6   | 56 12-bit  |
|----------|----------|----------|----------|-----------|----------|------------|
| Pin Name | 1st PCLK | 2nd PCLK | 1st PCLK | 2nd PCLK  | Pixel#2N | Pixel#2N+1 |
| D0       | grounded | grounded | grounded | grounded  | C0       | Y0         |
| D1       | grounded | grounded | grounded | grounded  | C1       | Y1         |
| D2       | grounded | grounded | C0       | Y0        | C2       | Y2         |
| D3       | grounded | grounded | C1       | Y1        | C3       | Y3         |
| D4       | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D5       | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D6       | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D7       | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D8       | C0       | Y0       | C2       | Y2        | C4       | Y4         |
| D9       | C1       | Y1       | C3       | Y3        | C5       | Y5         |
| D10      | C2       | Y2       | C4       | Y4        | C6       | Y6         |
| D11      | C3       | Y3       | C5       | Y5        | C7       | Y7         |
| D12      | C4       | Y4       | C6       | Y6        | C8       | Y9         |
| D13      | C5       | Y5       | C7       | Y7        | C9       | Y9         |
| D14      | C6       | Y6       | C8       | Y8        | C10      | Y10        |
| D15      | C7       | Y7       | C9       | Y9        | C11      | Y11        |
| D16      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D17      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D18      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D19      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D20      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D21      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D22      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D23      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| HSYNC    | grounded | grounded | grounded | grounded  | grounded | grounded   |
| VSYNC    | grounded | grounded | grounded | grounded  | grounded | grounded   |
| DE       | grounded | grounded | grounded | grounded  | grounded | grounded   |

### Table 7. Mappings of CCIR-656




### Figure 8. 8-bit CCIR-656


### CCIR-656 + separate syncs

This format is not specified by CCIR-656. It's simply the previously mentioned CCIR-656 format plus separate syncs.

|          | CCIR-6   | 56 8-bit | CCIR-6   | 56 10-bit | CCIR-6   | 56 12-bit  |
|----------|----------|----------|----------|-----------|----------|------------|
| Pin Name | 1st PCLK | 2nd PCLK | 1st PCLK | 2nd PCLK  | Pixel#2N | Pixel#2N+1 |
| D0       | grounded | grounded | grounded | grounded  | C0       | Y0         |
| D1       | grounded | grounded | grounded | grounded  | C1       | Y1         |
| D2       | grounded | grounded | C0       | Y0        | C2       | Y2         |
| D3       | grounded | grounded | C1       | Y1        | C3       | Y3         |
| D4       | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D5       | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D6       | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D7       | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D8       | C0       | Y0       | C2       | Y2        | C4       | Y4         |
| D9       | C1       | Y1       | C3       | Y3        | C5       | Y5         |
| D10      | C2       | Y2       | C4       | Y4        | C6       | Y6         |
| D11      | C3       | Y3       | C5       | Y5        | C7       | Y7         |
| D12      | C4       | Y4       | C6       | Y6        | C8       | Y9         |
| D13      | C5       | Y5       | C7       | Y7        | C9       | Y9         |
| D14      | C6       | Y6       | C8       | Y8        | C10      | Y10        |
| D15      | C7       | Y7       | C9       | Y9        | C11      | Y11        |
| D16      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D17      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D18      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D19      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D20      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D21      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D22      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| D23      | grounded | grounded | grounded | grounded  | grounded | grounded   |
| HSYNC    | HSY      | YNC      | HS       | YNC       | HS       | YNC        |
| VSYNC    |          | YNC      |          | YNC       |          | YNC        |
| DE       | D        | E        | D        | E         | C        | θE         |

Table 8. Mappings of CCIR-656 + separate syncs







## 12-bit RGB and YCbCr 4:4:4 Using Dual-Edge Triggering

This format is not specified by CCIR-656. It's simply the previously mentioned CCIR-656 format plus separate syncs.

|          | R        | GB       | YC       | bCr      |  |
|----------|----------|----------|----------|----------|--|
| Pin Name | 1st edge | 2nd edge | 1st edge | 2nd edge |  |
| D0       | B0       | G4       | Cb0      | Y4       |  |
| D1       | B1       | G5       | Cb1      | Y5       |  |
| D2       | B2       | G6       | Cb2      | Y6       |  |
| D3       | B3       | G7       | Cb3      | Y7       |  |
| D4       | B4       | R0       | Cb4      | Cr0      |  |
| D5       | B5       | R1       | Cb5      | Cr1      |  |
| D6       | B6       | R2       | Cb6      | Cr2      |  |
| D7       | B7       | R3       | Cb7      | Cr3      |  |
| D8       | G0       | R4       | Y0       | Cr4      |  |
| D9       | G1       | R5       | Y1       | Cr5      |  |
| D10      | G2       | R6       | Y2       | Cr6      |  |
| D11      | G3       | R7       | Y3       | Cr7      |  |
| D12      | grounded | grounded | grounded | grounded |  |
| D13      | grounded | grounded | grounded | grounded |  |
| D14      | grounded | grounded | grounded | grounded |  |
| D15      | grounded | grounded | grounded | grounded |  |
| D16      | grounded | grounded | grounded | grounded |  |
| D17      | grounded | grounded | grounded | grounded |  |
| D18      | grounded | grounded | grounded | grounded |  |
| D19      | grounded | grounded | grounded | grounded |  |
| D20      | grounded | grounded | grounded | grounded |  |
| D21      | grounded | grounded | grounded | grounded |  |
| D22      | grounded | grounded | grounded | grounded |  |
| D23      | grounded | grounded | grounded | grounded |  |
| HSYNC    | HS       |          | HSYNC    |          |  |
| VSYNC    |          | /NC      | VSYNC    |          |  |
| DE       | D        | DE       |          | E        |  |

Table 9. Mappings of 12-bit 4:4:4 dual-edge triggered





# **System Design Consideration**

To get the optimum performance of CAT6611, the system designers should follow the guideline below when designing the application circuits and PCB layout.

1. <u>Pin 23 (PVCC1) should be supplied with clean power: ferrite-decoupled and capacitively- bypassed,</u> since this is the power for the transmitter PLL, which is crucial in determining the TMDS output signal quality . Excess power noise might degrade the system performance.

2. <u>The characteristic impedance of all differential PCB traces (TX2P/M, TX1P/M, TX0P/M, TXCP/M)</u> should be kept 100 $\Omega$  all the way from the HDMI connector to CAT6611. This is very crucial to the system performance at high speeds. When layouting these 4 differential transmission lines (8 single-ended lines in total), the following guidelines should be followed:

- A. <u>The signals traces should be on the outside layers (e.g. TOP layer) while beneath it there should</u> <u>be a continuous ground plane</u> in order to maintain the called micro-strip structure, giving stable and well-defined characteristic impedances.
- B. <u>Cornering, through holes, crossing and any irregular signal routing should be avoided</u> so as to prevent from disrupting the EM field and creating discontinuity in characteristic impedance.
- C. <u>CAT6611 should be placed as close to the HDMI connector as possible.</u> Since the TMDS signal pins of CAT6611 perfectly match the order of the connector pins, it is very convenient to route the signal directly into the chip, without through holes or angling.
- D. <u>Carefully choose the width and spacing of the differential transmission lines</u> as their characteristic impedance depends on various parameters of the PCB: trace width, trace spacing, copper thickness, dielectric constant, dielectric thickness, etc. Careful 3D EM simulation is the best way to derive a correct dimension that enables a nominal 100Ω differential impedance. Please contact us directly for technical support of this issue.

3. <u>Special care should be taken when adding discrete ESD devices to all differential PCB traces</u> (TX2P/M, TX1P/M, TX0P/M, TXCP/M). CAT6611 is designed to provide ESD protection for up to 2kV at these pins. Adding discrete ESD diodes could enhance the ESD capability, but at the same time will inevitably add capacitive loads, therefore degrade the electrical performance at high speeds. If not chosen carefully, these diodes coupled with less-than-optimal layout could prevent the system from passing the SOURCE TMDS Data Eye Diagram test in the HDMI Compliance Test (Test ID 7-10). Besides, most general-purpose ESD diodes are relatively large in size, forcing the high-speed differential lines to corner several times and therefore introducing severe reflection. Carefully choosing an ESD diode that's designed for HDMI signalling could lead to a minimum loading as well as an optimized layout. Commercially available devices such as Semtech's RClamp0524p that take into consideration of all aspects are recommended. (http://www.semtech.com/products/product-detail.jsp?navId=H0,C2,C222,P3028).

An layout example is shown in Fig. 11, with referenced FR4 PCB structure included. Note that the ESD diodes should be placed as close to the HDMI connectors as possible to yield the best ESD performances.




Figure 11. PCB layout example for high-speed transmission lines with RClamp0524p

4. <u>Pin 24 (REXT) should be connected to AVCC via a 476Ω/1% precision SMD resistor.</u> This resistor is used to calibrate the TMDS output current level to the nominal value of 10mA. The resistor should be placed as close to CAT6611 as possible.

## **Package Dimensions**





Figure 13. 80-pin LQFP Package Dimensions


# **Classification Reflow Profiles**

| Reflow Profile  | Pb-Free Assembly       |
|---|------------------------|
| Average Ramp-Up Rate (Ts <sub>max</sub> to Tp)                                    | 3℃/second max.         |
| Preheat   |                        |
| -Temperature Min(Ts <sub>min</sub> )  | <b>150</b> ℃           |
| -Temperature Max(Ts <sub>max</sub> )  | <b>200</b> ℃           |
| -Time(ts <sub>min</sub> to ts ts <sub>max</sub> )                                 | 60-180 seconds         |
| Time maintained above:<br>-Temperature(T <sub>L</sub> )<br>-Time(t <sub>L</sub> ) | 217℃<br>60-150 seconds |
| Peak Temperature(Tp)  | <b>260 +0 /-5</b> ℃    |
| Time within 5 °C of actual Peak<br>Temperature(tp)                                | 20-40 seconds          |
| Ramp-Down Rate  | 6°C/second max.        |
| Time 25°C to Peak Temperature   | 8 minutes max.         |

Note: All Temperature refer to topside of the package, measured on the package body surface.



# **Carrier Tray Dimensions**



HEADQUARTERS: 3F, No.1, Jin-Shan 8<sup>th</sup> St., Hsin-Chu City 300, Taiwan (R.O.C.) Tel: +886-3-666-8301 Fax: +886-3-666-8630 Website: <u>http://www.chipadvanced.com</u>

### TAIPEI OFFICE:

4F, No.112, Jhouzih St., Neihu District, Taipei City 114, Taiwan (R.O.C.) Tel: +886-2-87516119 Fax: +886-2-87516359

Information furnished is believed to be accurate and reliable. However, CAT Inc. assumes no responsibility for the consequences for use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of CAT Inc. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information if previously supplied. CAT Inc. products are not authorized for use as critical components in life support devices or systems without the express written approval of CAT Inc.