



# CAT93HC46

## 1-kb High Speed Microwire Serial EEPROM

### FEATURES

- High speed operation: 4 MHz @ 5.0 V
- 1.8 to 5.5 volt operation
- Selectable x8 or x16 word organization
- Sequential Read
- Software write protection
- Power-up inadvertent write protection
- Low power CMOS technology
- 1,000,000 program/erase cycles
- 100 year data retention
- Industrial and extended temperature ranges
- 8-Lead PDIP, SOIC, MSOP and TSSOP packages


### DESCRIPTION

The CAT93HC46 is a 1-kb Serial EEPROM memory device which is configured as registers of either 16 bits (ORG pin at V<sub>CC</sub>) or 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93HC46 is manufactured using Catalyst's advanced CMOS EEPROM floating gate


technology. The device is designed to endure 1,000,000 program/erase cycles and has a data retention of 100 years. The CAT93HC46 is available in 8-pin DIP, SOIC, MSOP or TSSOP packages.

### PIN CONFIGURATION

#### DIP Package (P, L) SOIC Package (J, W)



#### SOIC Package (S, V) MSOP Package (R, Z)




#### TSSOP Package (U, Y)



Note: When the ORG pin is connected to V<sub>CC</sub>, the X16 organization is selected. When it is connected to ground, the X8 pin is selected. If the ORG pin is left unconnected, then an internal pullup device will select the X16 organization.

### FUNCTIONAL SYMBOL



### PIN FUNCTIONS

Pin Name	Function
CS	Chip Select
SK	Clock Input
DI	Serial Data Input
DO	Serial Data Output
V <sub>CC</sub>	1.8 to 5.5 V Power Supply
GND	Ground
ORG	Memory Organization
NC	No Connection

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias .....	-55°C to +125°C
Storage Temperature .....	-65°C to +150°C
Pin with Respect to Ground <sup>(1)</sup> ....	-2.0 V to V <sub>CC</sub> + 2.0 V
V <sub>CC</sub> with Respect to Ground .....	-2.0 V to 7.0 V
Lead Soldering Temperature (10 secs) .....	300°C
Output Short Circuit Current <sup>(2)</sup> .....	100 mA

**\*COMMENT**

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

**RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Reference Test Method	Min	Typ	Max	Units
N <sub>END</sub> <sup>(3)</sup>	Endurance	MIL-STD-883, Test Method 1033	1,000,000			Cycles/Byte
T <sub>DR</sub> <sup>(3)</sup>	Data Retention	MIL-STD-883, Test Method 1008	100			Years
V <sub>ZAP</sub> <sup>(3)</sup>	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000			Volts
I <sub>LTH</sub> <sup>(3)(4)</sup>	Latch-Up	JEDEC Standard 17	100			mA

**D.C. OPERATING CHARACTERISTICS**

Industrial Temperature Range (-40°C to 85°C)

Symbol	Parameter	Limits			Units	Test Conditions
		Min	Typ	Max		
I <sub>CC1</sub>	Power Supply Current (Write)			2	mA	f <sub>SK</sub> = 4 MHz, V <sub>CC</sub> = 5.0 V
I <sub>CC2</sub>	Power Supply Current (Read)			200	μA	f <sub>SK</sub> = 4 MHz, V <sub>CC</sub> = 5.0 V
I <sub>SB1</sub>	Standby Supply Current (x8)			10	μA	CS = GND, ORG=GND
I <sub>SB2</sub> <sup>(5)</sup>	Standby Supply Current (x16)		0	10	μA	CS = GND, ORG = Float or V <sub>CC</sub>
I <sub>LI</sub>	Input Leakage Current			1	μA	V <sub>IN</sub> = 0 V to V <sub>CC</sub> , CS = GND
I <sub>LO</sub>	Output Leakage Current			1	μA	V <sub>OUT</sub> = 0 V to V <sub>CC</sub> , CS = GND
V <sub>IL1</sub>	Input Low Voltage	-0.1		0.8		4.5 V ≤ V <sub>CC</sub> < 5.5 V
V <sub>IH1</sub>	Input High Voltage	2		V <sub>CC</sub> + 1		4.5 V ≤ V <sub>CC</sub> < 5.5 V
V <sub>IL2</sub>	Input Low Voltage	0		V <sub>CC</sub> x 0.2		1.8 V ≤ V <sub>CC</sub> < 4.5 V
V <sub>IH2</sub>	Input High Voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 1		1.8 V ≤ V <sub>CC</sub> < 4.5 V
V <sub>OL1</sub>	Output Low Voltage			0.4		4.5 V ≤ V <sub>CC</sub> < 5.5 V, I <sub>OL</sub> = 2.1 mA
V <sub>OH1</sub>	Output High Voltage	2.4			V	4.5 V ≤ V <sub>CC</sub> < 5.5 V, I <sub>OH</sub> = -400 μA
V <sub>OL2</sub>	Output Low Voltage			0.2		1.8 V ≤ V <sub>CC</sub> < 4.5 V, I <sub>OL</sub> = 1 mA
V <sub>OH2</sub>	Output High Voltage	V <sub>CC</sub> - 0.2				1.8 V ≤ V <sub>CC</sub> < 4.5 V, I <sub>OH</sub> = -100 μA

Note:

- The minimum DC input voltage is -0.5 V. During transitions, inputs may undershoot to -2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5 V, which may overshoot to V<sub>CC</sub> + 2.0 V for periods of less than 20 ns.
- Output shorted for no more than one second.
- This parameter is tested initially and after a design or process change that affects the parameter.
- Latch-up protection is provided for stresses up to 100 mA on I/O pins from -1 V to V<sub>CC</sub> + 1 V.
- Standby Current (I<sub>SB2</sub>) = 0 μA (<900 nA).

**POWER-UP TIMING (1)(2)**

Symbol	Parameter	Min	Typ	Max	Units
t <sub>PUR</sub>	Power-up to Read Operation			1	ms
t <sub>PUW</sub>	Power-up to Write Operation			1	ms

**A.C. CHARACTERISTICS**

Industrial Temperature Range (-40°C to 85°C)

Symbol	Parameter	1.8 V - 5.5 V		2.5 V - 5.5 V		4.5 V - 5.5 V		Units	Test Conditions
		Min	Max	Min	Max	Min	Max		
SK <sub>MAX</sub>	Maximum Clock Frequency	DC	1	DC	2	DC	4	MHz	CL = 100 pF (3)
t <sub>CSS</sub>	CS Setup Time	240		120		60		ns	
t <sub>CSH</sub>	CS Hold Time	0		0		0		ns	
t <sub>DIS</sub>	DI Setup Time	240		120		60		ns	
t <sub>DIH</sub>	DI Hold Time	240		120		60		ns	
t <sub>PD1</sub>	Output Delay to 1		480		240		120	ns	
t <sub>PD0</sub>	Output Delay to 0		480		240		120	ns	
t <sub>HZ</sub> <sup>(1)</sup>	Output Delay to High-Z		240		120		60	ns	
t <sub>CSMIN</sub>	Minimum CS Low Time	240		120		60		ns	
t <sub>SKHI</sub>	Minimum SK High Time	480		240		120		ns	
t <sub>SKLOW</sub>	Minimum SK Low Time	240		120		60		ns	
t <sub>SV</sub>	Output Delay to Status Valid		480		240		120	ns	
t <sub>EW</sub>	Program/Erase Pulse Width		5		5		5	ms	

NOTE:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.  
(2) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated.  
(3) The input levels and timing reference points are shown in the "AC Test Conditions" table.

**A.C. TEST CONDITIONS**

Input Rise and Fall Times	≤ 10 ns	
Input Pulse Voltages	0.4 V to 2.4 V	4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V
Timing Reference Voltages	0.8 V, 2.0 V	4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V
Input Pulse Voltages	V <sub>CC</sub> x 0.2 to V <sub>CC</sub> x 0.8	1.8 V ≤ V <sub>CC</sub> ≤ 4.5 V
Timing Reference Voltages	V <sub>CC</sub> x 0.5	1.8 V ≤ V <sub>CC</sub> ≤ 4.5 V

## DEVICE OPERATION

The CAT93HC46 is a 1024-bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93HC46 can be organized as registers of either 16 bits or 8 bits. When organized as X16, seven 9-bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 10-bit instructions control the operation of the device. The CAT93HC46 operates on a single power supply and will generate on chip the high voltage required during write operation.

Instructions, addresses, and data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state, except when reading data from the device, or when checking the ready/busy status after a write operation.


The ready/busy status can be determined after the start of a write operation by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin.

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 6-bit byte/word address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organization).

## INSTRUCTION SET

Instruction	Start Bit	Opcode	Address		Data		Comments
			x8	x16	x8	x16	
READ	1	10	A6-A0	A5-A0			Read Address AN-A0
ERASE	1	11	A6-A0	A5-A0			Clear Address AN-A0
WRITE	1	01	A6-A0	A5-A0	D7-D0	D15-D0	Write Address AN-A0
EWEN	1	00	11XXXXX	11XXXX			Write Enable
EWDS	1	00	00XXXXX	00XXXX			Write Disable
ERAL	1	00	10XXXXX	10XXXX			Clear All Addresses
WRAL	1	00	01XXXXX	01XXXX	D7-D0	D15-D0	Write All Addresses

Figure 1. Synchronous Data Timing



## Read

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93HC46 will come out of the high impedance state; after an initial dummy zero bit, data will be shifted out, MSB first. The output will toggle on the rising edge of the SK clock and will be stable after the specified time delay ( $t_{PD0}$  or  $t_{PD1}$ )

After the 1st data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the CAT93HC46 will automatically increment to the next address and shift out the next data word. As long as CS is continuously asserted and SK continues to toggle, the device will keep incrementing to the next address automatically until it reaches the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial data word is preceded by a dummy zero bit; all subsequent data words will follow without a dummy zero bit.

## Write

After receiving a WRITE command, address and data, the CS (Chip Select) pin must be deselected for a minimum of  $t_{CSMIN}$ . The falling edge of CS will start the self-timed clear and data store cycle into the specified memory location. The clocking of the SK pin is not necessary after the device has entered the self-timed mode. (Note 1.) The ready/busy status of the CAT93HC46 can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before it is written into.

## Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of  $t_{CSMIN}$ . The falling edge of CS will start the self-timed clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self-timed mode. (Note 1.) The ready/busy status of the CAT93HC46 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

Figure 2a. Read Instruction Timing





Figure 2b. Sequential Read Instruction Timing



### Erase/Write Enable and Disable

The CAT93HC46 powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once write is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93HC46 write and clear instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status.

### Erase All

Upon receiving an ERAL command, the CS (Chip Select) pin must be deselected for a minimum of  $t_{CSMIN}$ . The falling edge of CS will start the self-timed clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self-timed mode. (Note 1.) The ready/busy status of the CAT93HC46 can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory locations will return to a logical "1" state.

### Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of  $t_{CSMIN}$ . The falling edge of CS will start the self-timed data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self-timed mode. The ready/busy status of the CAT93HC46 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed. Once written, the contents of all memory locations will return to a logical "0" state.

*Note 1: After the last data bit has been sampled, Chip Select (CS) must be brought Low before the next rising edge of the clock (SK) in order to start the self-timed high voltage cycle. This is important because if the CS is brought low before or after this specific frame window, the addressed location will not be programmed or erased.*

Figure 3. Write Instruction Timing




Figure 4. Erase Instruction Timing




Figure 5. EWEN/EWDS Instruction Timing




Figure 6. ERAL Instruction Timing






Figure 7. WRAL Instruction Timing



## ORDERING INFORMATION



\* available upon request

**Notes:**

- (1) The device used in the above example is a 93HC46SI-TE13 (SOIC, Industrial Temperature, Tape & Reel).
- (2) Product die revision letter is marked on top of the package as a suffix to the production date code (e.g., AYWWH.) For additional information, please contact your Catalyst sales office.



## REVISION HISTORY

Date	Rev.	Reason
11/11/2003	E	Updated Features Eliminated Commercial temperature range Updated DC Operating Characteristics Updated AC Characteristics Updated Ordering Information
11/14/2003	F	Updated DC Operating Characteristics
7/27/2004	G	Add die revision to Ordering Information

### Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP™ AE<sup>2</sup>™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

*CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.*

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



# CATALYST

Catalyst Semiconductor, Inc.  
Corporate Headquarters  
1250 Borregas Avenue  
Sunnyvale, CA 94089  
Phone: 408.542.1000  
Fax: 408.542.1200  
www.catalyst-semiconductor.com

Publication #: 1008  
Revision: G  
Issue date: 7/27/04  
Type: Final