SCDS041H - DECEMBER 1997 - REVISED OCTOBER 2003


- 5-Ω Switch Connection Between Two Ports
- Rail-to-Rail Switching on Data I/O Ports
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

### description/ordering information

The SN74CBTLV3861 provides ten bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as one 10-bit bus switch. When output enable  $(\overline{OE})$  is low, the 10-bit bus switch is on, and port A is connected to port B. When  $\overline{OE}$  is high, the switch is open, and the high-impedance state exists between the two ports.

# DBQ, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

This device is fully specified for partial-power-down applications using I  $_{\rm off}$ . The I  $_{\rm off}$  feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### ORDERING INFORMATION

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QSOP - DBQ	Tape and reel	SN74CBTLV3861DBQR	CBTLV3861	
	COIC DW	Tube	SN74CBTLV3861DW	CDTI V20C4	
-40°C to 85°C	SOIC - DW	Tape and reel	SN74CBTLV3861DWR	CBTLV3861	
-40 C to 65 C	SOP - NS	Tape and reel	SN74CBTLV3861NSR	CBTLV3861	
	TSSOP - PW	Tape and reel	SN74CBTLV3861PWR	CL861	
	TVSOP - DGV	Tape and reel	SN74CBTLV3861DGVR	CL861	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE**

INPUT OE	FUNCTION
L	A port = B port
Н	Disconnect




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCDS041H - DECEMBER 1997 - REVISED OCTOBER 2003

# logic diagram (positive logic)



# simplified schematic, each FET switch



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> 0.5 V to	4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)0.5 V to	4.6 V
Continuous channel current	28 mA
Input clamp current, $I_{IK}$ ( $V_{I/O} < 0$ )	50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DBQ package	1°C/W
DGV package 8	6°C/W
DW package 4	6°C/W
NS package 6	5°C/W
PW package 8	8°C/W
Storage temperature range, T <sub>stg</sub> –65°C to	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCDS041H - DECEMBER 1997 - REVISED OCTOBER 2003

# recommended operating conditions (see Note 3)

			MIN	MAX	UNIT		
Vcc	Supply voltage						
V	$V_{CC}$ = 2.3 V to 2.7 V		1.7		V		
V <sub>IH</sub>	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V		
V	Law lavel control input valtage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	.,		
$V_{IL}$	Low-level control input voltage		8.0	V			
TA	Operating free-air temperature		-40	85	°C		

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITI	ONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 3 V,	I <sub>I</sub> = −18 mA				-1.2	V
l <sub>l</sub>		V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND				±1	μΑ
l <sub>off</sub>		V <sub>CC</sub> = 0,	$V_{I}$ or $V_{O} = 0$ to 3.6 V	1			10	μΑ
ICC		V <sub>CC</sub> = 3.6 V,	$I_O = 0$ , $V_I = V_{CC}$ or GND				10	μΑ
ΔI <sub>CC</sub> ‡	Control inputs	V <sub>CC</sub> = 3.6 V,	One input at 3 V,	Other inputs at V <sub>CC</sub> or GND			300	μΑ
Ci	Control inputs	V <sub>I</sub> = 3 V or 0				3		pF
C <sub>io(OFI</sub>	F)	$V_{O} = 3 \text{ V or } 0,$	OE = V <sub>CC</sub>			5		pF
		.,		I <sub>I</sub> = 64 mA		5	8	
		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	V <sub>I</sub> = 0	I <sub>I</sub> = 24 mA		5	8	
r <sub>on</sub> §		111 dt vCC 2.0 v	V <sub>I</sub> = 1.7 V,	I <sub>I</sub> = 15 mA		27	40	Ω
ions			V 0	I <sub>I</sub> = 64 mA		5	7	22
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0	I <sub>I</sub> = 24 mA		5	7	
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		10	15	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO	V <sub>CC</sub> =		V <sub>CC</sub> =		UNIT
	(INPOT)	(OUTPUT)	MIN	MAX	MIN	MAX	
t <sub>pd</sub> ¶	A or B	B or A		0.15		0.25	ns
t <sub>en</sub>	ŌE	A or B	2.1	5.5	2.1	4.9	ns
<sup>t</sup> dis	ŌE	A or B	1.7	5.5	2.5	5.8	ns


The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



<sup>†</sup> This is the increase in supply current for each input that is at the specified voltage level, rather than V<sub>CC</sub> or GND.


<sup>§</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


### PARAMETER MEASUREMENT INFORMATION




TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V <sub>CC</sub>
tPHZ/tPZH	GND


VCC	CL	RL	$v_\Delta$
2.5 V ±0.2 V	30 pF	500 Ω	0.15 V
3.3 V ±0.3 V	50 pF	500 Ω	0.3 V





**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES **INVERTING AND NONINVERTING OUTPUTS** 





**VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES** LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.

VOL

- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74CBTLV3861DBQR	ACTIVE	SSOP	DBQ	24	2500	RoHS & Green	(6) NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CBTLV3861	Samples
SN74CBTLV3861DGVR	ACTIVE	TVSOP	DGV	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL861	Samples
SN74CBTLV3861DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3861	Samples
SN74CBTLV3861DWR	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3861	Samples
SN74CBTLV3861NSR	ACTIVE	SO	NS	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3861	Samples
SN74CBTLV3861PW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL861	Samples
SN74CBTLV3861PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL861	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74CBTLV3861:

Automotive: SN74CBTLV3861-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com 16-Feb-2022

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTLV3861DBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74CBTLV3861DGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CBTLV3861DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74CBTLV3861NSR	SO	NS	24	2000	330.0	24.4	8.3	15.4	2.6	12.0	24.0	Q1
SN74CBTLV3861PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 16-Feb-2022



\*All dimensions are nominal

7 til diffictionolis are floriffiai							
Device	evice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBTLV3861DBQR	SSOP	DBQ	24	2500	853.0	449.0	35.0
SN74CBTLV3861DGVR	TVSOP	DGV	24	2000	367.0	367.0	35.0
SN74CBTLV3861DWR	SOIC	DW	24	2000	350.0	350.0	43.0
SN74CBTLV3861NSR	SO	NS	24	2000	367.0	367.0	45.0
SN74CBTLV3861PWR	TSSOP	PW	24	2000	853.0	449.0	35.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 16-Feb-2022

# **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74CBTLV3861DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74CBTLV3861PW	PW	TSSOP	24	60	530	10.2	3600	3.5

DBQ (R-PDSO-G24)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.





SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated