


**PCM Line Repeater****Features:**

- Automatic line buildup
- 5.1 V supply voltage
- Buffered output

**Applications:**

- T1 1.544 Mbits/s bipolar carrier system
- T148 2.37 Mbits/s ternary carrier system



The RCA-CD22301 monolithic PCM repeater circuit is designed for T1 carrier systems operating with a bipolar pulse train of 1.544 Mbits/s. It can also be used in the T148 carrier system operating with a ternary pulse train of 2.37 Mbits/s. The circuit operates from a 5.1 V  $\pm$  5 % externally regulated supply.

The CD22301 provides active circuitry to perform all functions of signal equalization and amplification, automatic line buildup (ALBO), threshold detection, clock extraction, pulse timing, and buffered output formation.

The CD22301 is supplied in an 18-lead dual-in-line plastic package (E suffix).





Fig. 1 - Functional block diagram.

**MAXIMUM RATINGS, Absolute Maximum Values:**At ambient temperature ( $T_A$ ) = 25°C

DC SUPPLY .....	10 V
DC CURRENT (Into Pin 9 or 10) .....	25 mA
PEAK CURRENT (Into Pin 9 or 10) .....	100 mA
INPUT SURGE VOLTAGE (Between Pins 5 and 6, $t = 10$ ms) .....	50 V
OUTPUT SURGE VOLTAGE (Between Pins 10 and 11, $t = 1$ ms) .....	50 V
POWER DISSIPATION PER PACKAGE (Po)	50 mW
For $T_A = -40$ to +60°C .....	500 mW
For $T_A = +60^\circ\text{C}$ to +85°C .....	Derate linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	100 mW
For $T_A$ = Full Package-Temperature Range .....	100 mW
OPERATING TEMPERATURE RANGE ( $T_A$ ) .....	-40 to +85°C
STORAGE TEMPERATURE ( $T_{stg}$ ) .....	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING)	+256°C
At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79$ mm) from case for 10s max.	

**STATIC ELECTRICAL CHARACTERISTICS** $T_A = 25^\circ\text{C}$ ,  $V_{cc} = 5.1\text{ V} \pm 5\%$  (See Fig. 2)

CHARACTERISTIC	LIMITS			UNITS
	Min.	Typ.	Max.	
<b>DC VOLTAGES</b>				
Pins 2, 3, 4 and 17	—	0	0.1	V
Pins 5, 6, 7 and 8	2.4	2.9	3.4	V
Pins 10 and 11	—	5.1	—	V
Pins 12, 13, 15 and 16	3.1	3.6	4.1	V
<b>DC CURRENTS</b>				
Pin 14	—	22	30	mA
Pins 10 and 11	—	0	100	μA

\*  $C_1$  AND  $L_1$  RESONATE AT 1.272 MHz

92CS-34932

Fig. 2 - DC and output pulse test circuit.

# CD22301

## DYNAMIC ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ C$ ,  $V_{CC} = 5.1 V \pm 5\%$

CHARACTERISTIC	SYMBOL	FIG.	NOTE	LIMITS			UNITS
				MIN.	TYP.	MAX.	
Preamplifier Input Impedance	$Z_{in}$	3		20	—	—	$k\Omega$
Preamplifier Output Impedance	$Z_{out}$	3		—	—	2	$k\Omega$
Preamplifier Gain @ 2.37 MHz	$A_o$	3		47	50	—	$\text{dB}$
Preamplifier Output Offset Voltage	$\Delta V_{out}$	3	1	-50	0	50	$\text{mV}$
Clock Limiter Input Impedance	$Z_{in}(\text{CL})$	4	2	10	—	—	$k\Omega$
ALBO Off Impedance	$Z_{ALBO}(\text{off})$	4	3	20	—	—	$k\Omega$
ALBO On Impedance	$Z_{ALBO}(\text{on})$	4	4	—	—	10	$\Omega$
DATA Threshold Voltage	$V_{TH}(\text{D})$	5	5, 8	0.75	0.8	0.85	$\text{V}$
CLOCK Threshold Voltage	$V_{TH}(\text{CL})$	5	6, 8	—	1.12	—	$\text{V}$
ALBO Threshold	$V_{TH}(\text{AL})$	5	7, 8	1.5	1.6	1.7	$\text{V}$
$V_{TH}(\text{D})$ as % of $V_{TH}(\text{AL})$				42	45	49	%
$V_{TH}(\text{CL})$ as % of $V_{TH}(\text{AL})$				65	70	75	%
Buffer Gate Voltage (low)	$V_{OL}$	2	9	0.65	0.8	0.95	$\text{V}$
Differential Buffer Gate Voltage	$\Delta V_{OL}$	2	9	-0.15	0	0.15	$\text{V}$
Output Pulse Rise Time	$t_r$	2, 6	9, 10	—	—	40	$\text{ns}$
Output Pulse Fall Time	$t_f$	2, 6	9, 10	—	—	40	$\text{ns}$
Output Pulse Width	$t_w$	2, 6	9, 10	290	324	340	$\text{ns}$
Pulse Width Differential	$\Delta t_w$	2, 6	9, 10	-10	0	10	$\text{ns}$
Clock Drive Current	$I_{CL}$			—	2	—	$\text{mA}$

### Notes:

1. No signal input. Measure voltage between pins 7 and 8.
2. Measure clock limiter input impedance at pin 15.
3. Adjust potentiometer for 0 volts. Measure ALBO off impedances from pins 2, 3 and 4 to pin 1.
4. Increase potentiometer until voltage at pin 17 = 2 Vdc. Measure ALBO on impedances from pins 2, 3 and 4 to pin 1.
5. Adjust potentiometer for  $\Delta V = 0$  volts. Then slowly increase  $\Delta V$  in the positive direction until pulses are observed at the DATA terminal.
6. Continue increasing  $\Delta V$  until the DC level at the clock terminal drops to 4 volts.
7. Continue increasing  $\Delta V$  until the ALBO terminal rises to 1 volt.
8. Turn potentiometer in the opposite direction and measure negative threshold voltages by repeating tests outlined in notes 5, 6 and 7.
9. Set  $e_{in} = 2.75 \text{ mV(rms)}$  at  $f \approx 1.185 \text{ MHz}$ . Adjust frequency until maximum amplitude is obtained at pin 15. Observe output pulses at pins 10 and 11.
10. Adjust input signal amplitude until pulses just appear in outputs. Increase input amplitude by three dB.




Fig. 3 - Preamplifier gain and impedance measurement circuit.




Fig. 4 – Test circuit for impedance measurement.




Fig. 5 – Test circuit for threshold voltage measurement.




Fig. 6 – Output pulse waveform.