

CMOS Dual Complementary Pair Plus Inverter

High-Voltage Types (20-Volt Rating)

- CD4007UB types are comprised of three n-channel and three p-channel enhancement-type MOS transistors. The transistor elements are accessible through the package terminals to provide a convenient means for constructing the various typical circuits as shown in Fig. 2.

More complex functions are possible using multiple packages. Numbers shown in parentheses indicate terminals that are connected together to form the various configurations listed.


The CD4007UB types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

Applications:

- Extremely high-input impedance amplifiers
- Shapers
- Inverters
- Threshold detector
- Linear amplifiers
- Crystal oscillators


TERMINAL DIAGRAM

Top View



Features:

- Standardized symmetrical output characteristics
- Medium Speed Operation – $t_{PHL}, t_{PLH} = 30 \text{ ns}$ (typ.) at 10 V
- 100% tested for quiescent current at 20 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A = \text{Full Package Temperature Range}$)	3	18	V

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS				LIMITS AT INDICATED TEMPERATURES (°C)				UNITS	
	V_O (V)	V_{IN} (V)	V_{DD} (V)	+25						
				-55	-40	+85	+125	Min.		
Quiescent Device Current, I_{DD} Max.	–	0,5	5	0.25	0.25	7.5	7.5	–	0.01	0.25
	–	0,10	10	0.5	0.5	15	15	–	0.01	0.5
	–	0,15	15	1	1	30	30	–	0.01	1
	–	0,20	20	5	5	150	150	–	0.02	5
Output Low (Sink) Current I_{OL} Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	–
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	–
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	–
Output High (Source) Current, I_{OH} Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	–
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	–
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	–
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	–
Output Voltage: Low-Level, V_{OL} Max.	–	0,5	5	0.05				–	0	0.05
	–	0,10	10	0.05				–	0	0.05
	–	0,15	15	0.05				–	0	0.05
Output Voltage: High-Level, V_{OH} Min.	–	0,5	5	4.95				4.95	5	–
	–	0,10	10	9.95				9.95	10	–
	–	0,15	15	14.95				14.95	15	–
Input Low Voltage, V_{IL} Max.	4.5	–	5	1				–	–	1
	9	–	10	2				–	–	2
	13.5	–	15	2.5				–	–	2.5
Input High Voltage, V_{IH} Min.	0.5	–	5	4				4	–	–
	1	–	10	8				8	–	–
	1.5	–	15	12.5				12.5	–	–
Input Current I_{IN} Max.		0,18	18	± 0.1	± 0.1	± 1	± 1	–	$\pm 10^{-5}$	± 0.1
										μA

MAXIMUM RATINGS, Absolute-Maximum Values:**DC SUPPLY-VOLTAGE RANGE, (V_{DD})**Voltages referenced to V_{SS} Terminal -0.5V to +20V**INPUT VOLTAGE RANGE, ALL INPUTS**-0.5V to V_{DD} +0.5V**DC INPUT CURRENT, ANY ONE INPUT**

±10mA

POWER DISSIPATION PER PACKAGE (P_D):For $T_A = -55^\circ\text{C}$ to $+100^\circ\text{C}$ 500mWFor $T_A = +100^\circ\text{C}$ to $+125^\circ\text{C}$ Derate Linearity at 12mW/ $^\circ\text{C}$ to 200mW**DEVICE DISSIPATION PER OUTPUT TRANSISTOR**FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$ 100mWOPERATING-TEMPERATURE RANGE (T_A) -55 $^\circ\text{C}$ to +125 $^\circ\text{C}$ STORAGE TEMPERATURE RANGE (T_{STG}) -65 $^\circ\text{C}$ to +150 $^\circ\text{C}$ **LEAD TEMPERATURE (DURING SOLDERING):**At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79mm) from case for 10s max +265 $^\circ\text{C}$

**DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^\circ\text{C}$; Input $t_r, t_f = 20$ ns,
 $C_L = 50$ pF, $R_L = 200$ k Ω**

CHARACTERISTIC	CONDITIONS	LIMITS		UNITS	
		V _{DD} Volts	Typ.	Max.	
Propagation Delay Time: t _{PHL} , t _{PLH}	5	55	110	ns	
	10	30	60		
	15	25	50		
Transition Time t _{THL} , t _{LTH}	5	100	200	ns	
	10	50	100		
	15	40	80		
Input Capacitance	C _{IN}	Any Input	10	15	pF






Fig. 1 – Detailed schematic diagram of CD4007UB showing input, output, and parasitic diodes.



d) Tree (Relay) Logic






Fig. 2 – Sample CMOS logic circuit arrangements using type CD4007UB.


CD4007UB Types

www.DataSheet4U.com

e) High Sink-Current Driver



f) High Source-Current Driver



g) High Sink - and Source-Current Driver





Fig. 2 – Sample CMOS logic circuit arrangements using type CD4007UB (Cont'd).


(6,3,10); (8.5, 12);
(11,14); 7,4,9



(6,3,10); (13,1,12);
(14,2,11); (7,9)



h) Dual Bi-Directional Transmission Gating



(1,5,12); (2,9);
(11,4); (8,13,10);
(6,3)

92CS-15347




Fig. 3 – Typical voltage-transfer characteristics for NAND gate.




Fig. 4 – Typical voltage-transfer characteristics for NOR gate.




Fig. 5 – Typical output low (sink) current characteristics.




Fig. 6 – Minimum and maximum voltage-transfer characteristics for inverter.




Fig. 7 – Typical current and voltage-transfer characteristics for inverter.




Fig. 8 – Minimum output low (sink) current characteristics.

CD4007UB Types

www.DataSheet4U.com




Fig. 9 — Typical output high (source) current characteristics.




Fig. 10 — Minimum output high (source) current characteristics.




Fig. 13 — Typical transition time vs. load capacitance.




Fig. 14 — Typical dissipation vs. frequency characteristics.




Fig. 11 — Typical voltage-transfer characteristics as a function of temperature.




Fig. 12 — Typical propagation delay time vs. load capacitance.




Fig. 15 — Input current test circuit.




Fig. 16 — Input voltage test circuit.





Fig. 17 — Quiescent device current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4007UBE	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4007UBF	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD4007UBF3A	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD4007UBF3A116	OBSOLETE	CDIP	J	14		None	Call TI	Call TI
CD4007UBM	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4007UBM96	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4007UBMT	ACTIVE	SOIC	D	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4007UBNSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4007UBPW	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4007UBPWR	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



4040049/E 12/2002


NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.

\triangle Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

\triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



4040047-3/F 07/2004


- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MS-012 variation AB.

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

4040062/C 03/03

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated