# **Preliminary Data**

# CD40115

# **CMOS High-Speed 8-Bit Bidirectional CMOS/TTL Interface Level Converter**


The RCA-CD40115 is a high-speed 8-bit integrated circuit designed to interface CMOS logic levels with TTL logic levels on the data bus of microprocessor-based systems. CMOS/ TTL interface is provided by eight parallel bidirectional buffer/level converters. Buffer INPUT/OUTPUT terminals are either inputs or outputs depending on the desired direction of data flow. A low on both the ENABLE and DISABLE control inputs selects the direction of data flow from CMOS Inputs to TTL Outputs. A high on both control inputs selects the direction of data flow from TTL Inputs to CMOS Outputs. A low on the ENABLE and a high on the DISABLE inhibits data flow in either direction and places the CMOS Outputs in a high-impedance (3-state) mode.

The TTL Input/Output terminals and the ENABLE and DISABLE control inputs are TTL-compatible without the use of external pull-up resistors. The TTL input logic 0 to logic 1 transition occurs at a level of approximately 1.5 volts. The ENABLE and DISABLE inputs may be driven to the VDD rail; therefore, either TTL or CMOS logic drivers, capable of sinking one TTL load. may be used to determine the direction of data flow. The large CMOS and TTL output

- Eight inverting channels with 5V-to-12V or 12V-to-5V level conversion
- Three operating modes: CMOS-to-TTL level conversion TTL-to-CMO\$ level conversion Interface off; high-impedance CMOS input/output
- Low propagation delay time: CMOS-to-TTL conversion - 10 ns typ. TTL-to-CMOS conversion - 30 ns typ.
- High TTL sink current 30 mA typ.
- No external TTL input pull-up resistors required
- High speed drive of large data bus capacitances
- Input/output and power supply terminals located for ease of PC board layout


buffers in this device have high output sink and source current capability and can drive the data bus capacitance with a transition time of approximately 0.1 ns/pF. This fast output transition time, together with the small propagation delay time of the device. allow high-speed operation.

The CD40115 is supplied in a 22-lead hermetic dual-in-line ceramic package.



### Applications:

- Interface CMOS microprocessor with TTL memories and peripheral devices
- Interface between and within logic systems which combine CMOS and TTL devices



TERMINAL ASSIGNMENT

# MAXIMUM RATINGS Absolute-Maximum Values:

MAXIMOM NATINGS, Absolute-Maximum Values.	
DC SUPPLY-VOLTAGE RANGE (Voltages referenced to VSS Terminal)	
V <sub>DD</sub> · · · · · · · · · · · · · · · · · ·	V
V <sub>CC</sub> · · · · · · · · · · · · · · · · · ·	V
INPUT VOLTAGE RANGE:	
Data Inputs, CMOS to TTL	V
Data Inputs, TTL to CMOS	٧
Enable, Disable Inputs	V
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	Ν
For TA = +100 to +125°C Derate Linearly at 12 mW/°C to 200 mV	٧
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = Full Package-Temperature Range	٧
OPERATING TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tem)	Ċ
LEAD TEMPERATURE (DURING SOLDERING):	
At distance of 1/16 ± 1/32 inch (1.59 ± 0.79 mm)	
from case for 10 s max. +265 <sup>0</sup>	r

		NOIN INGLE
ENABLE	DISABLE	FUNCTION
0	0	Convert CMOS Level to

		Convert CMOS Level to TTL Level			
_0	0				
1	1	Convert TTL Level to CMOS Level			
0_	1	High Impedance (Z)			
1	0	Invalid*			

0 = Low Level 1 = High Level

Z = High Impedance on CMOS Output side; TTL side are inputs. INVALID = Both CMOS and TTL sides are ON as outputs.

See Operating and Handling Considerations - Bypassing and Unused Inputs.

\* Excessively high currents from  $\rm V_{DD}$  to  $\rm V_{SS}$  could flow in this mode during power turn-on or turn-off if other IC's drive into the bus lines (on either the TTL or CMOS side). This high current condition could occur during a transient or steady-state invalid mode.

# CD40115




Fig. 1 - Functional block diagram.

## STATIC ELECTRICAL CHARACTERISTICS At TA = 25°C, VDO = 12 V, VCC = 5 V

CHARACTERISTIC		TEST CONDITIONS	TYPICAL VALUES	UNITS
Data Flow — CMOS Inputs to TT	L Outputs			
Quiescent Device Current, From V <sub>DD</sub> Supply, From V <sub>CC</sub> Supply,	IDD		4 5	mΑ μΑ
Input Current,	1IN	V <sub>IN</sub> =0,12 V; Any CMOS input	± 50	μΑ
Output Current,	lOH JOH	V <sub>OH</sub> =3 V, V <sub>IL</sub> =2 V V <sub>OL</sub> =0.4 V, V <sub>IH</sub> =10 V	15 30	mA
Data Flow — TTL Inputs to CMO	S Outputs			
Quiescent Device Current, From V <sub>DD</sub> Supply, From V <sub>CC</sub> Supply,	lDD lCC		4 5	mΑ μΑ
Input Current,	lil IIH	V <sub>IL</sub> =0 to 0.7 V; Any TTL input V <sub>IH</sub> =2.3 V; Any TTL input	-250 -50	μΑ
Output Current,	lOH IOH	V <sub>OH</sub> ≈11.5 V, V <sub>IL</sub> =0.7 V V <sub>OL</sub> =0.5 V, V <sub>IH</sub> ≈2.3 V	20 20	mA
CMOS 3-State Output Leakage Current,	lout	V <sub>O</sub> =0,12 V, V <sub>IN</sub> =0,5 V	± 50	μΑ
Enable and Disable Inputs				
Input Current,	ИН ИН ИС	V <sub>IL</sub> =0 to 0.7 V V <sub>IH</sub> =2.3 V (TTL) V <sub>IH</sub> =12 V (CMOS)	-250 50 50	μΑ

# DYNAMIC ELECTRICAL CHARACTERISTICS At $T_A$ = 25°C, $V_{DD}$ = 12 V, $V_{CC}$ = 5 V

CHARACTERISTIC	TEST CC	NDITIONS	TYPICAL	VALUES	1101170	
CHARACTERISTIC	INPUT	OUTPUT	C <sub>L</sub> =50 pF	C_=200 pF	UNITS	
Propagation Delay Times, Data-In to Data-Out, <sup>t</sup> PHL <sup>, t</sup> PLH	CMOS TTL	TTL CMOS	10 30	15 40	ns	
Enable or Disable to Data-Out, <sup>t</sup> PHZ <sup>, t</sup> PZH <sup>, t</sup> PLZ <sup>, t</sup> PZL			35		ns	
Transition Time, tTHL, tTLH	CMOS	TTL	10	15	ns	
	TTL	CMOS	10	15		