

## CD40147B Types

### 10-Line to 4-Line BCD Priority Encoder

#### High-Voltage Types (20-Volt Rating)

The RCA-CD40147B CMOS encoder features priority encoding of the inputs to ensure that only the highest-order data line is encoded. Ten data input lines (0-9) are encoded to four-line (8,4,2,1) BCD. The highest priority line is line 9. All four output lines are logic 1 ( $V_{SS}$ ) when all input lines are logic 0. All inputs and outputs are buffered, and each output can drive one TTL low-power Schottky load. The CD40147B is functionally similar to the TTL 54/74147 if pin 15 is tied low.

The CD40147B types are supplied in 16-lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).




Fig. 1 - CD40147B logic diagram.

#### Features:

- Encodes 10-line to 4-line BCD
- Active low inputs and outputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Maximum input current of 1  $\mu$ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =  $1\text{ V at }V_{DD} = 5\text{ V}$   
 $2\text{ V at }V_{DD} = 10\text{ V}$   
 $2.5\text{ V at }V_{DD} = 15\text{ V}$

#### Applications:

- Keyboard encoding
- 10-line to BCD encoding
- Range selection

#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following range:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply Voltage Range (For $T_A = \text{Full Package Temperature Range}$ )	3 18		V

TRUTH TABLE (Negative Logic)										OUTPUTS			
INPUTS									9	D	C	B	A
0	1	2	3	4	5	6	7	8	9	D	C	B	A
0	0	0	0	0	0	0	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0	0	0	0
X	1	0	0	0	0	0	0	0	0	0	0	0	1
X	X	1	0	0	0	0	0	0	0	0	0	1	0
X	X	X	1	0	0	0	0	0	0	0	0	1	1
X	X	X	X	1	0	0	0	0	0	0	0	0	0
X	X	X	X	X	1	0	0	0	0	0	0	1	0
X	X	X	X	X	X	1	0	0	0	0	0	1	0
X	X	X	X	X	X	X	1	0	0	0	0	1	0
X	X	X	X	X	X	X	X	1	0	0	0	0	0
X	X	X	X	X	X	X	X	X	1	1	0	0	0

0 = High Level

1 = Low Level

X = Don't Care




Fig. 2 - Typical output low (sink) current characteristics.




Fig. 3 - Minimum output low (sink) current characteristics.




Fig. 4 - Typical output high (source) current characteristics.

## CD40147B Types

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ) (Voltages referenced to $V_{SS}$ Terminal)	-0.5 to +20 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to $V_{DD}$ +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	$\pm 10$ mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPES D, F, K)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPES D, F, K)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR:	
For $T_A = \text{FULL PACKAGE TEMPERATURE RANGE}$ (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPES D, F, K, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE RANGE ( $T_{stg}$ )	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79$ mm) from case for 10 s max.	$+265^\circ\text{C}$




Fig. 5 – Minimum output high (source) current characteristics.




Fig. 6 – Typical transition time as a function of load capacitance.




Fig. 7 – Propagation delay time as a function of load capacitance.




Fig. 8 – Typical dynamic power dissipation as a function of input frequency.

### STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS		LIMITS AT INDICATED TEMPERATURES ( $^\circ\text{C}$ )						U N I T S							
	Values at -55, +25, +125 Apply to D, F, K, H, Packages															
	Values at -40, +25, +85 Apply to E Package															
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	-55	-40	+85	+125	+25								
Quiescent Device Current, $I_{DD}$ Max.	–	0.5	5	1	1	30	30	–	0.02							
	–	0.10	10	2	2	60	60	–	0.02							
	–	0.15	15	4	4	120	120	–	0.02							
	–	0.20	20	20	20	600	600	–	0.04							
Output Low (Sink) Current, $I_{OL}$ Min.	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1							
	0.5	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6							
	1.5	0.15	15	4.2	4	2.8	2.4	3.4	6.8							
Output High (Source) Current, $I_{OH}$ Min.	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	–1							
	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2							
	9.5	0.10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6							
	13.5	0.15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8							
Output Voltage: Low-Level, $V_{OL}$ Max.	–	0.5	5	0.05			–	0	0.05							
	–	0.10	10	0.05			–	0	0.05							
	–	0.15	15	0.05			–	0	0.05							
Output Voltage: High-Level, $V_{OH}$ Min.	–	0.5	5	4.95			4.95	5	–							
	–	0.10	10	9.95			9.95	10	–							
	–	0.15	15	14.95			14.95	15	–							
Input Low Voltage, $V_{IL}$ Max.	0.5, 4.5	–	5	1.5			–	–	1.5							
	1.9	–	10	3			–	–	3							
	1.5, 13.5	–	15	4			–	–	4							
Input High Voltage, $V_{IH}$ Min.	0.5, 4.5	–	5	3.5			3.5	–	–							
	1.9	–	10	7			7	–	–							
	1.5, 13.5	–	15	11			11	–	–							
Input Current $I_{IN}$ Max.	–	0.18	18	$\pm 0.1$	$\pm 0.1$	$\pm 1$	$\pm 1$	$\pm 10^{-5}$	$\pm 0.1$							
									$\mu\text{A}$							

## CD40147B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ , Input  $t_r, t_f = 20 \text{ ns}$ ,  
 $C_L = 50 \text{ pF}$ ,  $R_L = 200 \text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS	LIMITS ALL TYPES		UNITS	
		V <sub>DD</sub> (V)	Typ.	Max.	
Propagation Delay Time, $t_{PLH}, t_{PHL}$ In-Phase Output	Any input to any output	5	450	900	ns
		10	200	400	
		15	150	300	
Out-of-Phase Output		5	425	850	ns
		10	175	350	
		15	125	250	
Transition Time, $t_{THL}, t_{TLH}$		5	100	200	ns
		10	50	100	
		15	40	80	
Input Capacitance, $C_1$	Any Input	5	7.5	pF	




Fig. 9 – Dynamic power dissipation test circuit.




Fig. 10 – Quiescent device current test circuit.




Fig. 11 – Input voltage test circuit.






Fig. 12 – Input current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.



CD40147B  
TERMINAL  
ASSIGNMENT