



## CD40160B, CD40161B, CD40162B, CD40163B Types




Fig. 3— Logic diagrams for CD40160B and CD40162B BCD decade counters.




Fig. 4— Logic diagrams for CD40161B and CD40163B binary counters.







## CD40160B, CD40161B, CD40162B, CD40163B Types




Fig. 14—Timing diagram for CD40160B, CD40162B.







Fig. 15—Timing diagram for CD40161B, CD40163B.

## CD40160B, CD40161B, CD40162B, CD40163B Types



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of  $-3$  mils to  $+16$  mils applicable to the nominal dimensions shown.




Fig. 18—Cascaded counter packages in the parallel-clocked mode.




Fig. 19—Cascaded counter packages in the ripple-clocked mode.