

## CD40181B Types

### CMOS 4-Bit Arithmetic Logic Unit

#### High-Voltage Types (20-Volt Rating)

The RCA-CD40181B is a low-power four-bit parallel arithmetic logic unit (ALU) capable of providing 16 binary arithmetic operations on two four-bit words and 16 logical functions of two Boolean variables. The mode control input M selects logical (M = High) or arithmetic (M = Low) operation. The four select inputs (S0, S1, S2, and S3) select the desired logical or arithmetic functions, which include AND, OR, NOR, NOR, and exclusive-OR and NOR in the logic mode, and addition, subtraction, decrement, left-shift and straight transfer in the arithmetic mode, according to the truth table. The CD40181B operation may be interpreted with either active-low or active-high data at the A and B word inputs and the function outputs F, by using the appropriate truth table.

The CD40181B contains logic for full look-ahead carry operation for fast carry generation using the carry-generate and carry-propagate outputs G and P for the four bits of the CD40181B. Use of the CD40182B look-ahead carry generator in conjunction with multiple CD40181B'S permits high-speed arithmetic operations on long words. A ripple carry output C<sub>n+4</sub> is available for use in systems where speed is not of primary importance.

Also included in the CD40181B is a comparator output A = B, which assumes a high level whenever the two four-bit input words A and B are equal and the device is in the subtract mode. In addition, relative magnitude information may be derived from the carry-in input C<sub>n</sub> and ripple carry-out output C<sub>n+4</sub> by placing the unit in the subtract mode and externally decoding using the information in Table III.

The CD40181B types are supplied in 24-lead hermetic ceramic dual-in-line packages (D and F suffixes), 24-lead dual-in-line plastic packages (E suffix), 24-lead ceramic flat packages (K suffix), and in chip form (H suffix).

The CD40181 is similar to industry types MC14581 and 74181.

#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:



CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply-Voltage Range (For T <sub>A</sub> =Full Package-Temperature Range)	3	18	V

#### Features:

- Full look-ahead carry for speed operations on long words
- Generates 16 logic functions of two Boolean variables
- Generates 16 arithmetic functions of two 4-bit binary words
- A = B comparator output available
- Ripple-carry input and output available
- Typical addition time 200 ns @ V<sub>DD</sub> = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1  $\mu$ A at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package temperature range)
  - = 1 V at V<sub>DD</sub> = 5 V
  - = 2 V at V<sub>DD</sub> = 10 V
  - = 2.5 V at V<sub>DD</sub> = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

- Parallel arithmetic units
- Process controllers
- Low-power minicomputers



#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>) (Voltages referenced to V<sub>SS</sub> Terminal) ..... -0.5 to +20 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to V<sub>DD</sub> +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ..... ±10 mA

POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):

For T<sub>A</sub> = -40 to +60°C (PACKAGE TYPE E) ..... 500 mW

For T<sub>A</sub> = +60 to +85°C (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/°C to 200 mW

For T<sub>A</sub> = -55 to +100°C (PACKAGE TYPES D, F, K) ..... 500 mW

For T<sub>A</sub> = +100 to +125°C (PACKAGE TYPES D, F, K) ..... Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR:

For T<sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100 mW

OPERATING-TEMPERATURE RANGE (T<sub>A</sub>):

PACKAGE TYPES D, F, K, H ..... -55 to +125°C

PACKAGE TYPE E ..... -40 to +85°C

STORAGE TEMPERATURE RANGE (T<sub>stg</sub>) ..... -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. ..... +265°C




Fig. 1 — Typical output low (sink) current characteristics.











Fig. 2 — Minimum output low (sink) current characteristics.

## CD40181B Types



# CD40181B Types

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)								UNITS
				Values at -55, +25, +125 Apply to D, F, K, H, Packages				Values at -40, +25, +85 Apply to E Package				
	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	-55	-40	+85	+125	Min.	Typ.	Max.	+25	
Quiescent Device Current, I <sub>DD</sub> Max.	-	0,5	5	5	5	150	150	-	0,04	5		μA
	-	0,10	10	10	10	300	300	-	0,04	10		
	-	0,15	15	20	20	600	600	-	0,04	20		
	-	0,20	20	100	100	3000	3000	-	0,08	100		
Output Low (Sink) Current I <sub>OL</sub> Min.	0,4	0,5	5	0,64	0,61	0,42	0,36	0,51	1	-		mA
	0,5	0,10	10	1,6	1,5	1,1	0,9	1,3	2,6	-		
	1,5	0,15	15	4,2	4	2,8	2,4	3,4	6,8	-		
Output High (Source) Current, I <sub>OH</sub> Min.	4,6	0,5	5	-0,64	-0,61	-0,42	-0,36	-0,51	-1	-		mA
	2,5	0,5	5	-2	-1,8	-1,3	-1,15	-1,6	-3,2	-		
	9,5	0,10	10	-1,6	-1,5	-1,1	-0,9	-1,3	-2,6	-		
	13,5	0,15	15	-4,2	-4	-2,8	-2,4	-3,4	-6,8	-		
Output Voltage: Low-Level, V <sub>OL</sub> Max.	-	0,5	5	0,05				-	0	0,05		V
	-	0,10	10	0,05				-	0	0,05		
	-	0,15	15	0,05				-	0	0,05		
Output Voltage: High-Level, V <sub>OH</sub> Min.	-	0,5	5	4,95				4,95	5	-		V
	-	0,10	10	9,95				9,95	10	-		
	-	0,15	15	14,95				14,95	15	-		
Input Low Voltage, V <sub>IL</sub> Max.	0,5, 4,5	-	5	1,5				-	-	1,5		V
	1,9	-	10	3				-	-	3		
	1,5, 13,5	-	15	4				-	-	4		
Input High Voltage, V <sub>IH</sub> Min.	0,5, 4,5	-	5	3,5				3,5	-	-		V
	1,9	-	10	7				7	-	-		
	1,5, 13,5	-	15	11				11	-	-		
Input Current I <sub>IN</sub> Max.	-	0,18	18	±0,1	±0,1	±1	±1	-	±10 <sup>-5</sup>	±0,1	μA	

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C; Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 kΩ

CHARACTERISTIC	V <sub>DD</sub> (V)	LIMITS		UNITS
		Typ.	Max.	
Propagation Delay Time: t <sub>PHL</sub> , t <sub>PLH</sub> A or B to F (logic mode), A or B to G or P,	5	400	800	ns
	10	160	320	
	15	120	240	
A or B to F, C <sub>n</sub> +4, or A = B,	5	500	1000	ns
	10	200	400	
	15	140	280	
C <sub>n</sub> to F	5	320	640	ns
	10	135	270	
	15	100	200	
C <sub>n</sub> to C <sub>n</sub> +4	5	200	400	ns
	10	100	200	
	15	70	140	
Transition Time: t <sub>THL</sub> , t <sub>T LH</sub>	5	100	200	ns
	10	50	100	
	15	40	80	
Input Capacitance, C <sub>IN</sub> (Any Input)	-	5	7,5	pF




Fig. 10 – Input-voltage test circuit.




Fig. 11 – Dynamic power dissipation test circuit.





Fig. 12 – Input current test circuit.




92CS-27708

# CD40181B Types

TABLE I  
TRUTH TABLE

FUNCTION SELECT				LOGIC FUNCTION $M = H$	INPUTS/OUTPUT ACTIVE LOW	
S3	S2	S1	S0		ARITHMETIC* FUNCTION $M = L$	
					$C_n = L$	$C_n = H$
0	0	0	0	A	A minus 1	A
0	0	0	1	$AB$	$AB$ minus 1	$AB$
0	0	1	0	$A + B$	$AB$ minus 1	$AB$
0	0	1	1	Logic 1	minus 1	Zero
0	1	0	0	$A + \bar{B}$	$A + (A + \bar{B})$ plus 1	$AB$ plus (A + B) plus 1
0	1	0	1	$\bar{B}$	$AB$ plus (A + B) plus 1	$AB$ plus (A + B) plus 1
0	1	1	0	$A \oplus B$	A minus B minus 1	A minus B
0	1	1	1	$A + \bar{B}$	$A + \bar{B}$	$(A + \bar{B})$ plus 1
1	0	0	0	$\bar{AB}$	$A + (A + B)$	$A + (A + B)$ plus 1
1	0	0	1	$A \oplus B$	$A + B$	$A + B$ plus 1
1	0	1	0	B	$AB$ plus (A + B)	$AB$ plus (A + B) plus 1
1	0	1	1	$A + B$	$A + B$	$A + B$ plus 1
1	1	0	0	Logic 0	$A + A$	$A + A$ plus 1
1	1	0	1	$\bar{AB}$	$AB$	$AB$ plus A plus 1
1	1	1	0	AB	$AB$	$AB$ plus A plus 1
1	1	1	1	A	A	A plus 1



FUNCTION SELECT				LOGIC FUNCTION $M = H$	INPUTS/OUTPUTS ACTIVE HIGH	
S3	S2	S1	S0		ARITHMETIC* FUNCTION $M = L$	
					$C_n = H$	$C_n = L$
0	0	0	0	$\bar{A}$	A plus 1	A plus 1
0	0	0	1	$A + B$	$A + B$	$(A + B)$ plus 1
0	0	1	0	$\bar{AB}$	$A + \bar{B}$	$(A + \bar{B})$ plus 1
0	0	1	1	Logic 0	minus 1	Zero
0	1	0	0	$AB$	$A + AB$	$A + AB$ plus 1
0	1	0	1	$\bar{B}$	$(A + B)$ plus $\bar{AB}$	$(A + B)$ plus $AB$ plus 1
0	1	1	0	$A \oplus B$	$A - B$ minus 1	$A - B$
0	1	1	1	$\bar{AB}$	$\bar{AB}$ minus 1	$\bar{AB}$
1	0	0	0	$\bar{A} + B$	$A + AB$	$A + AB$ plus 1
1	0	0	1	$A \oplus B$	$A + B$	$A + B$ plus 1
1	0	1	0	B	$(A + \bar{B})$ plus AB	$(A + \bar{B})$ plus AB plus 1
1	0	1	1	$AB$	$AB$ minus 1	$AB$
1	1	0	0	Logic 1	$A + A$	$A + A$ plus 1
1	1	0	1	$A + \bar{B}$	$(A + B)$ plus A	$(A + B)$ plus A plus 1
1	1	1	0	$A + B$	$(A + B)$ plus A	$(A + B)$ plus A plus 1
1	1	1	1	A	A minus 1	A

\* Expressed as two's complement.

1 = HIGH LEVEL

0 = LOW LEVEL

# CD40181B Types

TABLE II  
AC TEST SETUP REFERENCE (ACTIVE-LOW DATA)

TEST DELAY TIMES	AC PATHS		DC DATA INPUTS		MODE*
	INPUTS	OUTPUTS	TO V <sub>SS</sub>	TO V <sub>DD</sub>	
SUM <sub>IN</sub> to SUM <sub>OUT</sub>	BO	Any F	B1, B2, B3, M, C <sub>n</sub>	All A's	ADD
SUM <sub>IN</sub> to P̄	AO	P̄	A1, A2, A3, M, C <sub>n</sub>	All B's	ADD
SUM <sub>IN</sub> to Ḡ	BO	Ḡ	All A's M, C <sub>n</sub>	B1, B2, B3	ADD
SUM <sub>IN</sub> to C <sub>n+4</sub>	BO	C <sub>n+4</sub>	All A's, M, C <sub>n</sub>	B1, B2, B3	ADD
C <sub>n</sub> to SUM <sub>OUT</sub>	C <sub>n</sub>	Any F	All A's, M	All U's	ADD
C <sub>n</sub> to C <sub>n+4</sub>	C <sub>n</sub>	C <sub>n+4</sub>	All A's, M	All B's	ADD
SUM <sub>IN</sub> to A = B	BO	A = B	All A's, B1, B2, B3, M	C <sub>n</sub>	SUBTRACT
SUM <sub>IN</sub> to SUM <sub>OUT</sub> (Logic Mode)	All B's	Any F	All A's, C <sub>n</sub>	M	EXCLUSIVE OR

\* ADD Mode: SO, S3 = V<sub>DD</sub>; S1, S2 = V<sub>SS</sub>.

SUBTRACT Mode: SO, S3 = V<sub>SS</sub>; S1, S2 = V<sub>DD</sub>.

TABLE III  
MAGNITUDE COMPARISON

ACTIVE - HIGH DATA	ACTIVE - LOW DATA
--------------------	-------------------

INPUT C <sub>n</sub>	OUTPUT C <sub>n+4</sub>	MAGNITUDE		INPUT C <sub>n</sub>	OUTPUT C <sub>n+4</sub>	MAGNITUDE
1	1	A ≤ B		0	0	A ≤ B
0	1	A < B		1	0	A < B
1	0	A > B		0	1	A > B
0	0	A ≥ B		1	1	A ≥ B

1 = HIGH LEVEL  
0 = LOW LEVEL