

CD4030B Types

CMOS Quad Exclusive-OR Gate

High-Voltage Types (20-Volt Rating)

The RCA-CD4030B types consist of four independent Exclusive-OR gates. The CD4030B provides the system designer with a means for direct implementation of the Exclusive-OR function.

The CD4030B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V _{DD})		
(Voltages referenced to V _{SS} Terminal)		-0.5 to +20 V
INPUT VOLTAGE RANGE, ALL INPUTS		-0.5 to V _{DD} + 0.5 V
DC INPUT CURRENT, ANY ONE INPUT		±10 mA
POWER DISSIPATION PER PACKAGE (P _D):		
For T _A = -40 to +60°C (PACKAGE TYPE E)		500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)		Derate Linearly at 12 mW/°C to 200 mW
For T _A = -55 to +100°C (PACKAGE TYPES D, F, K)		500 mW
For T _A = +100 to +125°C (PACKAGE TYPES D, F, K)		Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR		
For T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)		100 mW
OPERATING-TEMPERATURE RANGE (T _A):		
PACKAGE TYPES D, F, K, H		-55 to +125°C
PACKAGE TYPE E		-40 to +85°C
STORAGE TEMPERATURE RANGE (T _{stg})		-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max.		+265°C


RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package Temperature Range)	3	18	V

Features:



- Medium-speed operation—t_{PHL}, t_{PLH} = 65 ns (typ.) at V_{DD} = 10 V, C_L = 50 pF
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range):
 - 1 V at V_{DD} = 5 V
 - 2 V at V_{DD} = 10 V
 - 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"



Applications:

- Even and odd-parity generators and checkers
- Logical comparators
- Adders/subtractors
- General logic functions

TERMINAL DIAGRAM Top View



TRUTH TABLE FOR ONE OF FOUR IDENTICAL GATES

A	B	J
0	0	0
1	0	1
0	1	1
1	1	0

I = HIGH LEVEL
O = LOW LEVEL

Fig. 1 - Schematic diagram (1 of 4 identical gates).

CD4030B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	Values at -55, +25, +125 Apply to D, F, K, H Packages				Values at -40, +85 Apply to E Package			
				-55	-40	+85	+125	+25			
				Min.	Typ.	Max.					
Quiescent Device Current, I _{DD} Max.	-	0,5	5	1	1	30	30	-	0.02	1	μA
	-	0,10	10	2	2	60	60	-	0.02	2	
	-	0,15	15	4	4	120	120	-	0.02	4	
	-	0,20	20	20	20	600	600	-	0.04	20	
Output Low (Sink) Current I _{OL} Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High (Source) Current I _{OH} Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
Output Voltage: Low-Level, V _{OL} Max.	-	0,5	5	0.05				-	0	0.05	V
	-	0,10	10	0.05				-	0	0.05	
	-	0,15	15	0.05				-	0	0.05	
Output Voltage: High-Level, V _{OH} Min.	-	0,5	5	4.95				4.95	5	-	V
	-	0,10	10	9.95				9.95	10	-	
	-	0,15	15	14.95				14.95	15	-	
Input Low Voltage, V _{IL} Max.	0.5, 4.5	-	5	1.5				-	-	1.5	V
	1, 9	-	10	3				-	-	3	
	1.5, 13.5	-	15	4				-	-	4	
Input High Voltage, V _{IH} Min.	0.5, 4.5	-	5	3.5				3.5	-	-	V
	1, 9	-	10	7				7	-	-	
	1.5, 13.5	-	15	11				11	-	-	
Input Current I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA




Fig. 2 - Typical output low (sink) current characteristics.




Fig. 3 - Minimum output low (sink) current characteristics.




Fig. 4 - Typical output high (source) current characteristics.




Fig. 5 - Minimum output high (source) current characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS AT T_A = 25°C; Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 KΩ

CHARACTERISTIC	CONDITIONS	LIMITS		UNITS	
		V _{DD} (V)	Typ.		Max.
Propagation Delay Time, t _{PLH} , t _{PHL}	t _{PLH} , t _{PHL}	5	140	280	ns
		10	65	130	
		15	50	100	
Transition Time, t _{THL} , t _{TLH}	t _{THL} , t _{TLH}	5	100	200	ns
		10	50	100	
		15	40	80	
Input Capacitance, C _{IN}	Any Input	5	7.5	pF	

CD4030B Types




Fig. 6 - Typical transition time as a function of load capacitance.




Fig. 7 - Typical propagation delay time as a function of load capacitance.




Fig. 8 - Typical propagation delay time as a function of supply voltage.




Fig. 9 - Typical dynamic power dissipation as a function of input frequency.




Fig. 10 - Quiescent-device current test circuit.




Fig. 11 - Input-voltage test circuit.




Fig. 12 - Input-current test circuit.





Fig. 13 - Dynamic power dissipation test circuit.



Dimensions and pad layout for CD4030BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.