

CD4035B Types

CMOS 4-Stage Parallel In/Parallel Out Shift Register

with J-K Serial Inputs and True/Complement Outputs

High-Voltage Types (20-Volt Rating)

The RCA-CD4035B is a four-stage clocked signal serial register with provision for synchronous PARALLEL inputs to each stage and SERIAL inputs to the first stage via JK logic. Register stages 2, 3, and 4 are coupled in serial D flip-flop configuration when the register is in the serial mode (PARALLEL/SERIAL control low). Parallel entry into each register stage is permitted when the PARALLEL/SERIAL control is high.

In the parallel or serial mode information is transferred on positive clock transitions.

When the TRUE/COMPLEMENT control is high, the true contents of the register are available at the output terminals. When the TRUE/COMPLEMENT control is low, the outputs are the complements of the data in the register. The TRUE/COMPLEMENT control functions asynchronously with respect to the CLOCK signal.

J-K input logic is provided on the first stage SERIAL input to minimize logic requirements particularly in counting and sequence-generation applications. With J-K inputs connected together, the first stage becomes a D flip-flop. An asynchronous common RESET is also provided.

The CD4035B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

Features:

- 4-Stage clocked shift operation
- Synchronous parallel entry on all 4 stages
- JK inputs on first stage
- Asynchronous True/Complement control on all outputs
- Static flip-flop operation; Master-slave configuration
- Buffered inputs and outputs
- High speed — 12 MHz (typ.) at $V_{DD} = 10\text{ V}$
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of "B" Series CMOS Devices"

Applications:

- Counters, Registers
- Arithmetic-unit registers
- Shift-left — shift right registers
- Serial-to-parallel/parallel-to-serial conversions
- Sequence generation
- Control circuits
- Code conversion

FIRST STAGE TRUTH TABLE

CL	I_{n-1} (INPUTS)				I_n (OUTPUTS)
	J	K	R	Q_{n-1}	
/	0	X	0	0	0
/	1	X	0	0	1
/	X	0	0	1	0
/	1	0	0	Q_{n-1}	Q_{n-1} TOGGLE MODE
/	X	1	0	1	1
/	X	X	0	Q_{n-1}	Q_{n-1}
X	X	X	1	X	0





Fig. 1 — Typical output low (sink) current characteristics.




Fig. 2 — Minimum output low (sink) current characteristics.




Fig. 3 — Typical output high (source) current characteristics.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}) (Voltages referenced to V_{SS} Terminal)	-0.5 to +20 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V_{DD} + 0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For T_A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T_A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T_A = -55 to +100°C (PACKAGE TYPES D, F, K)	500 mW
For T_A = +100 to +125°C (PACKAGE TYPES D, F, K)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPES D, F, K, H	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
STORAGE TEMPERATURE RANGE (T_{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max.	+265°C

CD4035B Types





Fig. 5 - Minimum output high (source) current characteristics.




Fig. 6 - Typical transition time as a function of load capacitance.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^\circ\text{C}$. Except as Noted.
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V_{DD} (V)	LIMITS		UNITS
		MIN.	MAX.	
Supply-Voltage Range (For $T_A = 25^\circ\text{C}$)		3	18	V
Data Setup Time, t_S :				
J/K Lines	5	220	—	ns
	10	80	—	
	15	60	—	
Parallel-In Lines	5	140	—	ns
	10	50	—	
	15	40	—	
Clock Pulse Width, t_W	5	200	—	ns
	10	90	—	
	15	60	—	
Clock Input Frequency, f_{CL}	5	2	—	MHz
	10	6	—	
	15	8	—	
Clock Rise or Fall Time, t_{rCL}, t_{fCL} :	5	—	15	μs
	10	—	15	
	15	—	15	
Reset Pulse Width, t_W	5	250	—	ns
	10	110	—	
	15	80	—	




Fig. 7 - Typical propagation delay times as a function of load capacitance (Q output).




Fig. 8 - Typical maximum clock input frequency as a function of supply voltage.

CD4035B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						U N I T S			
				Values at -55, +25, +125 Apply to D, F, K, H, Packages			Values at -40, +25, +85 Apply to E Package						
	V _O (V)	V _{IN} (V)	V _{DD} (V)	-55	-40	+85	+125	+25					
Quiescent Device Current, I _{DD} Max.				—	0.5	5	5	150	150	—			
				—	0.10	10	10	300	300	—			
				—	0.15	15	20	600	600	—			
				—	0.20	20	100	3000	3000	—			
Output Low (Sink) Current I _{OL} Min.	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1	—			
	0.5	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6	—			
	1.5	0.15	15	4.2	4	2.8	2.4	3.4	6.8	—			
	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	—			
Output High (Source) Current, I _{OH} Min.	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	—			
	9.5	0.10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	—			
	13.5	0.15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	—			
	—	0.5	5	0.05				—	0	0.05			
Output Voltage: Low-Level, V _{OL} Max.	—	0.10	10	0.05				—	0	0.05			
	—	0.15	15	0.05				—	0	0.05			
	—	0.5	5	4.95				4.95	5	—			
Output Voltage: High-Level, V _{OH} Min.	—	0.10	10	9.95				9.95	10	—			
	—	0.15	15	14.95				14.95	15	—			
	0.5,4.5	—	5	1.5				—	—	1.5			
Input Low Voltage V _{IL} Max.	—	1.9	10	3				—	—	3			
	—	1.5,13.5	15	4				—	—	4			
	0.5,4.5	—	5	3.5				3.5	—	—			
Input High Voltage, V _{IH} Min.	—	1.9	10	7				7	—	—			
	—	1.5,13.5	15	11				11	—	—			
	0.18	18	±0.1	±0.1	±1	±1	—	±10 ⁻⁵	±0.1	μA			




Fig. 9 – Typical dynamic power dissipation as a function of clock input frequency.




Fig. 10 — Dynamic power dissipation test circuit.




Fig. 11 - Quiescent-device current test circuit.




Fig. 12 – Input-voltage test circuit.




Fig. 13 - Input-current test circuit.





Fig. 14. Shifts of δ (Δ) for $\alpha = 1$.

CD4035B Types



Using Couleur's Technique (BIDEC)[▲], a binary number (most significant bit, MSB) first is shifted and processed, such that the BCD equivalent is obtained when the last binary bit is clocked into the register. The CD4035B, with the correct conversion logic, can also be used as a BCD-to-binary converter.

[▲]The basic rule is: If a 4 or less is in a decade, shift with the next clock pulse; if a 5 or greater is in a decade, add 3 and then shift at the next clock pulse. For more information refer to "IRE TRANSACTIONS ON ELECTRONIC COMPUTERS", Dec. 1958, Pages 313-316.

Fig. 15 - BIDEC logic.




Fig. 16(a) - Double sequence generator.

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^\circ C$, Input $t_r, t_f = 20 \text{ ns}$, $C_L = 50 \text{ pF}$, $R_L = 200 \text{ k}\Omega$

CHARACTERISTICS	TEST CONDITIONS	LIMITS			UNITS
		V _{DD} (V)	Min.	Typ.	
CLOCKED OPERATION					
Propagation Delay Time: t_{PHL}, t_{PLH}		5	—	250	500
		10	—	100	200
		15	—	75	150
Transition Time: t_{THL}, t_{TLH}		5	—	100	200
		10	—	50	100
		15	—	40	80
Minimum Clock Pulse Width, t_W		5	—	100	200
		10	—	45	90
		15	—	30	60
Clock Rise or Fall Time, t_{rCL}, t_{fCL}^*		5, 10, 15	—	—	15
		5	—	110	220
		10	—	40	80
Minimum Setup Time: J/K Lines		15	—	30	60
		5	—	70	140
		10	—	25	50
Parallel-In-Lines		15	—	20	40
		5	2	4	—
		10	6	12	—
Maximum Clock Frequency, f_{CL}		15	8	16	—
		5	—	5	7.5
		10	—	—	pF
RESET OPERATION					
Propagation Delay Time: t_{PHL}, t_{PLH}		5	—	230	460
		10	—	100	200
		15	—	80	160
Minimum Reset Pulse Width, t_W		5	—	125	250
		10	—	55	110
		15	—	40	40

*If more than one unit is cascaded t_{rCL} should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

Control = E =	0				1			
	Q ₁	Q ₂	Q ₃	Q ₄	Q ₁	Q ₂	Q ₃	Q ₄
A	B	C	D	A	B	C	D	
0	0	0	0	0	15	1	1	1
1	1	0	0	0	14	0	1	1
2	0	1	0	0	13	1	0	1
5	1	0	1	0	10	0	1	0
10	0	1	0	1	5	1	0	1
4	0	0	1	0	11	1	1	0
9	1	0	0	1	6	0	1	0
3	1	1	0	0	12	0	0	1
6	0	1	1	0	9	1	0	1
13	1	0	1	1	2	0	1	0
11	1	1	0	1	4	0	0	1
7	1	1	1	0	8	0	0	1
14	0	1	1	1	1	1	0	0
12	0	0	1	1	3	1	1	0
8	0	0	0	1	7	1	1	0

Using a control line (E) two different state sequences can be generated. For example, suppose the following two sequences are desired on command (control line E)

Fig. 16(b) - State sequences.

CD4035B Types





Fig. 17 — Binary-to-BCD converter.



Dimensions and pad layout for CD4035BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.

TERMINAL DIAGRAM
Top View

Q1/Q5	16	V _{DD}
2	15	Q2/Q2
K	14	Q3/Q3
J	13	Q4/Q4
RESET	5	12
CLOCK	6	PS-3
P/S	7	PS-2
V _{SS}	8	PI-1

92CS-20745N