


CD4041A Types

CMOS Quad True/Complement Buffer

The RCA-CD4041A types are quad true/complement buffers consisting of n- and p-channel units having low channel resistance and high current (sourcing and sinking) capability. The CD4041A is intended for use as a buffer, line driver, or COS/MOS-to-TTL driver. It can be used as an ultra-low power

resistor-network driver for A/D and D/A conversion, as a transmission-line driver, and in other applications where high noise immunity and low-power dissipation are primary design requirements.

These types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic package (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).



MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE (T_{stg}) -65 to +150°C
OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPES D, F, K, H -55 to +125°C
PACKAGE TYPE E -40 to +85°C
DC SUPPLY-VOLTAGE RANGE, (V_{DD})
(Voltages referenced to V_{SS} Terminal) -0.5 to +15 V

POWER DISSIPATION PER PACKAGE (P_D):

FOR $T_A = -40$ to +60°C (PACKAGE TYPE E) 500 mW
FOR $T_A = +60$ to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/ $^{\circ}C$ to 200 mW
FOR $T_A = -55$ to +100°C (PACKAGE TYPES D, F, K) 500 mW

FOR $T_A = +100$ to +125°C (PACKAGE TYPES D, F, K) Derate Linearly at 12 mW/ $^{\circ}C$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_A = \text{FULL PACKAGE TEMPERATURE RANGE (ALL PACKAGE TYPES)}$ 100 mW

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following range:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply Voltage Range (For $T_A = \text{Full Package Temperature Range}$)	3	12	V




Fig. 1 — CD4041A schematic diagram.

Features:

True Output

- High current source and sink capability
8 mA (typ.) @ $V_{DS} = 0.5$ V, $V_{DD} = 10$ V
3.2 mA (typ.) @ $V_{DS} = 0.4$ V, $V_{DD} = 5$ V
(two TTL loads)

Complement Output

- Medium current source and sink capability
3.6 mA (typ.) @ $V_{DS} = 0.5$ V, $V_{DD} = 10$ V
1.6 mA (typ.) @ $V_{DS} = 0.5$ V, $V_{DD} = 5$ V
- Quiescent current specified to 15 V
- Maximum input peakage of 1 μ A at 15 V (full package-temperature range)
- 1-V noise margin (full package temperature range)

Applications:

- High current source/sink driver
- CMOS-to-DTL/TTL Converter
- Display driver
- MOS clock driver
- Resistor network driver (Ladder or weighted R)
- Buffer
- Transmission line driver

CD4041A Types

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^\circ\text{C}$ and $C_L = 15 \text{ pF}$, $R_L = 200 \text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS	
		D, F, K, H Packages		E Package			
		TYP.	MAX.	TYP.	MAX.		
Propagation Delay Time: High-to-Low Level t_{PHL}	True Output	5	65	115	65	140	ns
		10	40	75	40	100	
	Comp. Output	5	55	100	55	125	ns
		10	30	45	30	65	
Low-to-High Level t_{PLH}	True Output	5	75	125	75	150	ns
		10	45	75	45	100	
	Comp. Output	5	45	100	45	125	ns
		10	25	50	25	60	
Transition Time: High-to-Low Level t_{THL}	True Output	5	20	40	20	60	ns
		10	13	25	13	40	
	Comp. Output	5	40	60	40	80	ns
		10	25	40	25	50	
Low-to-High Level t_{TLH}	True Output	5	20	40	20	60	ns
		10	13	25	13	40	
	Comp. Output	5	35	55	35	75	ns
		10	25	40	25	50	
Input Capacitance	C_I	Any Input	5	—	5	—	pF




Fig.8 – Minimum output n-channel drain characteristics – complement output.




Fig.9 – Minimum output p-channel drain characteristics – complement output.




Fig.10 – Minimum and maximum transfer characteristics – true output.




Fig.11 – Minimum and maximum transfer characteristics – complement output.




Fig.12 – Typical transition time vs. C_L – true output.




Fig.13 – Typical high-to-low level transition time vs. C_L – complement output.




Fig.14 – Typical low-to-high level propagation delay time vs. C_L – true output.




Fig.15 – Typical low-to-high level propagation delay time vs. C_L – complement output.

CD4041A Types

STATIC ELECTRICAL CHARACTERISTICS

Characteristic	Conditions			Limits at Indicated Temperatures (°C)								Units
				D, F, K, H Packages				E ₁ Package				
	V _O (V)	V _{IN} (V)	V _{DD} (V)	-55	+25	+125	-40	+25	+85			
Quiescent Device Current, I _L Max.	-	-	5	1	0.005	1	60	10	0.01	10	140	μA
	-	-	10	2	0.005	2	120	20	0.02	20	280	
	-	-	15	25	0.25	25	1000	250	2.5	250	2500	
Output Voltage: Low-Level, V _{OL}	-	0.5	5	0 Typ.; 0.05 Max.								V
	-	0.10	10	0 Typ.; 0.05 Max.								
High-Level, V _{OH}	-	0.5	5	4.95 Min.; 5 Typ.								V
	-	0.10	10	9.95 Min.; 10 Typ.								
Noise Immunity: Inputs Low, V _{NL}	3.6	-	5	1.5 Min.; 2.25 Typ.								V
	7.2	-	10	3 Min.; 4.5 Typ.								
Inputs High, V _{NH}	1.4	-	5	1.5 Min.; 2.25 Typ.								V
	2.8	-	10	3 Min.; 4.5 Typ.								
Noise Margin: Inputs Low, V _{NML}	4.5	-	5	1 Min.								V
	9	-	10	1 Min.								
Inputs High, V _{NMH}	0.5	-	5	1 Min.								V
	1	-	10	1 Min.								
Output Drive Current: N-Channel (Sink), I _{DN} Min.	0.4	True	5	2.1	3.2	1.6	1.2	1	3.2	0.8	0.7	mA
	0.5	True	10	6.25	10	5	3.5	3	10	2.5	2.2	
	0.5	Comp.	5	1	1.6	0.8	0.55	0.5	1.6	0.4	0.35	
	0.5	Comp.	10	2.5	4	2	1.4	1.2	4	1	0.9	
P-Channel (Source) I _{DP} Min.	4.5	True	5	-1.75	-2.8	-1.4	-1	-0.85	-2.8	-0.7	-0.6	
	9.5	True	10	-5	-8	-4	-2.8	-2.4	-8	-2	-1.8	
	4.5	Comp.	5	-0.75	-1.2	-0.6	-0.4	-0.35	-1.2	-0.3	-0.27	
	9.5	Comp.	10	-2.25	-3.6	-1.8	-1.25	-1.1	-3.6	-0.9	-0.8	
Input Leakage Current, I _{IL} , I _{IH}	Any Input	15	±10 ⁻⁵ Typ.; 1 Max.								μA	




Fig.5 – Typical output p-channel drain characteristics – complement output.




Fig.6 – Minimum output n-channel drain characteristics – true output.




Fig.2 – Typical output n-channel drain characteristics – true output.




Fig.3 – Typical output p-channel drain characteristics – true output.




Fig.4 – Typical output n-channel drain characteristics – complement output.




Fig.7 – Minimum output p-channel drain characteristics – true output.

CD4041A Types




Fig.16 – Typical power dissipation vs. frequency per output pair.




Fig.17 – Typical power dissipation vs. input rise & fall time per output pair.




Fig.18 – Quiescent device current test circuit.




Fig.19 – Noise immunity test circuit.




Fig.20 – Input leakage current test circuit.