



**CD4051M/CD4051C**  
**Single 8-Channel Analog Multiplexer/Demultiplexer**  
**CD4052M/CD4052C**  
**Dual 4-Channel Analog Multiplexer/Demultiplexer**  
**CD4053M/CD4053C**  
**Triple 2-Channel Analog Multiplexer/Demultiplexer**

**General Description**

These analog multiplexers/demultiplexers are digitally controlled analog switches having low "ON" impedance and very low "OFF" leakage currents. Control of analog signals up to 15 V<sub>p-p</sub> can be achieved by digital signal amplitudes of 3–15V. For example, if V<sub>DD</sub> = 5V, V<sub>SS</sub> = 0V and V<sub>EE</sub> = -5V, analog signals from -5V–+5V can be controlled by digital inputs of 0–5V. The multiplexer circuits dissipate, extremely low quiescent power over the full V<sub>DD</sub> - V<sub>SS</sub> and V<sub>DD</sub> - V<sub>EE</sub> supply-voltage ranges, independent of the logic state of the control signals. When a logical "1" is present at the inhibit input terminal all channels are "OFF."

CD4051M/CD4051C is a single 8-channel multiplexer having three binary control inputs, A, B and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned "ON" and connect the input to the output.


CD4052M/CD4052C is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the differential analog inputs to the differential outputs.

CD4053M/CD4053C is a triple 2-channel multiplexer having three separate digital control inputs, A, B and C and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole double-throw configuration.


**Features**

- Wide range of digital and analog signal levels: digital 3–15V, analog to 15 V<sub>p-p</sub>
- Low "ON" resistance: 80Ω (typ) over entire 15 V<sub>p-p</sub> signal-input range for V<sub>DD</sub> - V<sub>EE</sub> = 15V
- High "OFF" resistance: input leakage ±10 pA (typ) at V<sub>DD</sub> - V<sub>EE</sub> = 10V
- Logic level conversion for digital addressing signals of 3–15V (V<sub>DD</sub> - V<sub>SS</sub> = 3–15V) to switch analog signals to 15 V<sub>p-p</sub> (V<sub>DD</sub> - V<sub>EE</sub> = 15V)
- Matched switch characteristics: ΔR<sub>ON</sub> = 5Ω (typ) for V<sub>DD</sub> - V<sub>EE</sub> = 15V
- Very low quiescent power dissipation under all digital-control input and supply conditions: 1μW typ at V<sub>DD</sub> - V<sub>SS</sub> = V<sub>DD</sub> - V<sub>EE</sub> = 10V
- Binary address decoding on chip


**Connection Diagrams (Dual-In-Line and Flat Packages)**



Order Number CD4051MD  
 See Package 15  
 Order Number CD4051MF  
 See Package 24  
 Order Number CD4051CJ or CD4051MJ  
 See Package 19  
 Order Number CD4051CN  
 See Package 22



Order Number CD4052MD  
 See Package 15  
 Order Number CD4052MF  
 See Package 24  
 Order Number CD4052CJ or CD4052MJ  
 See Package 19  
 Order Number CD4052CN  
 See Package 22



Order Number CD4053MD  
 See Package 15  
 Order Number CD4053MF  
 See Package 24  
 Order Number CD4053CJ or CE4053MJ  
 See Package 19  
 Order Number CD4053CN  
 See Package 22

### Absolute Maximum Ratings

Voltage at Any Control Input	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V$
Voltage at Any Switch Input or Output	$V_{EE} - 0.3V$ to $V_{DD} + 0.3V$
Operating Temperature Range	
CD40XXM	$-55^{\circ}C$ to $+125^{\circ}C$
CD40XXC	$-40^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Package Dissipation	500 mW
Operating $V_{DD}$ Range	$V_{EE} + 3V$ to $V_{EE} + 15V$ $V_{SS} + 3V$ to $V_{SS} + 15V$

### Electrical Characteristics CD4051M, CD4052M, CD4053M

PARAMETER	CONDITIONS	55 C			25 C			125 C			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
$P_D$ Quiescent Dissipation Per Package	$V_{DD} = 10V, V_{FE} = V_{SS} = 0V$			100		1	100			6000	$\mu W$	
$R_{ON}$ "ON" Resistance (Peak for $V_{SS} \leq V_{IS} < V_{DD}$ )	$R_L = 10 k\Omega$ $V_{SS} = 0$ (Any Channel Selected)	$V_{DD} = 7.5V,$ $V_{EE} = -7.5V$ or $V_{DD} = 15V,$ $V_{EE} = 0V$	60	220		80	280		145	320	$\Omega$	
		$V_{DD} = 5V,$ $V_{EE} = 5V$ or $V_{DD} = 10V,$ $V_{EE} = 0V$		85	400		120	400		190	550	$\Omega$
		$V_{DS} = 2.5V,$ $V_{EE} = 2.5V$ or $V_{DD} = 5V,$ $V_{EF} = 0V$		210	3000		270	2500		360	5500	$\Omega$
$\Delta R_{ON}$ "ON" Resistance Between Any Two Channels	$R_L = 10 k\Omega$ $V_{SS} = 0$ (Any Channel Selected)	$V_{DD} = 7.5V,$ $V_{EE} = 7.5V$ or $V_{DD} = 15V,$ $V_{EE} = 0V$				5					$\Omega$	
		$V_{DD} = 5V,$ $V_{EE} = 5V$ or $V_{DD} = 10V,$ $V_{EE} = 0V$					10				$\Omega$	
Sine Wave Response (Distortion)	$R_L = 10 k\Omega$ $V_{SS} = 0,$ $f_{IS} = 1 kHz$	$V_{DD} = 7.5V,$ $V_{EE} = 7.5V$				0.1					%	
		$V_{DD} = 5V,$ $V_{EE} = 5V$				0.2					%	
		$V_{DD} = 2.5V,$ $V_{EE} = 2.5V$				1					%	
"OFF" Channel Leakage Current Any Channel "OFF"	$V_{DD} = 7.5V,$ $V_{EE} = 7.5V$ $OUT_{IN} = 0V, IN_{OUT} = 0V$			$\pm 50$		$\pm 0.01$	$\pm 50$			$\pm 500$	nA	
		All Channels "OFF" (Common OUT/IN)	Inhibit = 5V $V_{SS} = 0V$	$V_{DD} = 7.5V,$ $V_{EE} = 7.5V$	CD4051M	$\pm 400$	$\pm 0.08$	$\pm 400$			$\pm 4000$	nA
				CD4052M	$\pm 200$	$\pm 0.04$	$\pm 200$			$\pm 2000$	nA	
			CD4053M	$\pm 100$	$\pm 0.02$	$\pm 100$			$\pm 1000$	nA		
Frequency Response Channel "ON" (Sine Wave Input)	$R_L = 1 k\Omega,$ $V_{IS} = 5V$ (p.p.), $V_{SS} = 0V$	$V_{DD} = 5V, V_{FE} = 5V$ $20 \text{ Log}_{10} V_{OS}/V_{IS} = -3 \text{ dB}$				40					MHz	
Feedthrough Channel "OFF"	$R_L = 1 k\Omega$ $V_{IS} = 5V$ (p.p.), $V_{SS} = 0V$	$V_{DD} = 5V, V_{FE} = 5V$ $20 \text{ Log}_{10} V_{OS}/V_{IS} = -40 \text{ dB}$				1					MHz	
Crosstalk Between Any Two Channels (Frequency at 40 dB)	$R_L = 1 k\Omega$ $V_{IS}(A) = 5V$ (p.p.), $V_{SS} = 0V$	$V_{DD} = 5V, V_{FE} = 5V$ $20 \text{ Log}_{10} V_{OS}(B)/V_{IS}(A) = 40 \text{ dB}$ (Note 1)				1					MHz	
Capacitance												
$C_{IS}$ Input (IN/OUT)						10					pF	
$C_{OS}$ Output (Common OUT/IN)	$V_{DD} = V_{EE} = V_{SS} = 0V$						60				pF	
							30				pF	
								20				pF
$C_{IOS}$ Feedthrough						0.2					pF	
$t_{PLH}$ Propagation Delay	$V_{DD} = 10V, V_{SS} = V_{EE} = \text{Inhibit} = 0V$					10					ns	
$t_{PHL}$ Signal Input to Signal Output	$C_L = 15 pF, V_{IS} = 10V$ (Square Wave), $t_r, t_f = 20 ns$ (Input Signal)											

**Electrical Characteristics** (Continued) CD4051M, CD4052M, CD4053M

PARAMETER	CONDITIONS	55° C			25° C			125° C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>CONTROL INPUTS A, B, C AND INHIBIT</b>											
$V_{NL}$ Noise Immunity (Any Control Input)	$V_{IS} = V_{DD}$ through 1 k $\Omega$ , $V_{EE} = V_{SS}$ $I_{IS} = 10\mu A$	$V_{DD} - V_{SS} = 10V$	3.0			3.0	4.5			2.9	V
		$V_{DD} - V_{SS} = 5V$	1.5			1.5	2.25			1.4	V
$V_{NH}$	$R_L = 1k\Omega$ to $V_{EE}$	$V_{DD} - V_{SS} = 10V$	2.9			3.0	4.5			3.0	V
		$V_{DD} - V_{SS} = 5V$	1.4			1.5	2.25			1.5	V
$C_i$ Average Input Capacitance						5					pF
$t_{PHL}$ Turn "ON" Propagation Delay $t_{PLH}$ Control Input to Signal Output	$C_L = 15$ pF, $R_L = 10$ k $\Omega$ , $V_{IS} \leq V_{DD}$ $t_r, t_f = 20$ ns	$V_{DD} = 10V$ , $V_{FE} = 0V$				150	300				ns
		$V_{DD} = 5V$ , $V_{FE} = 0V$				400	800				ns
Inhibit Input to Signal Output	$C_L = 15$ pF, $R_L = 10$ k $\Omega$ , $V_{IS} = V_{DD}$ $t_r, t_f = 20$ ns	$V_{DD} = 10V$ , $V_{EL} = 5V$						200	400		ns
		$V_{DD} = 5V$ , $V_{EL} = 5V$									ns
Inhibit Recovery Time	$V_{DD} = 10V$						200	400			ns

**Electrical Characteristics** CD4051C, CD4052C, CD4053C

PARAMETER	CONDITIONS	40° C			25° C			85° C			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
$P_D$ Quiescent Dissipation Per Package	$V_{DD} = 10V$ $V_{FE} = V_{SS} = 0V$			1000		1	1000			6000	$\mu W$	
$R_{ON}$ "ON" Resistance (Peak for $V_{IS} \leq V_{DD}$ )	$R_L = 10$ k $\Omega$ , $V_{SS} = 0$ , (Any Channel Selected)	$V_{DD} = 7.5V$ , $V_{EE} = 7.5V$ , or $V_{DD} = 15V$ , $V_{FE} = 0V$	80	250		80	280		130	300	$\Omega$	
		$V_{DD} = 5V$ , $V_{FE} = 5V$ , or $V_{DD} = 10V$ , $V_{EL} = 0V$		100	450		120	400		170	520	$\Omega$
		$V_{DD} = 2.5V$ , $V_{FE} = 2.5V$ , or $V_{DD} = 5V$ , $V_{FE} = 0V$		230	3500		270	2500		330	5200	$\Omega$
$\Delta R_{ON}$ $\Delta$ "ON" Resistance Between Any Two Channels	$R_L = 10$ k $\Omega$ , $V_{SS} = 0$ , (Any Channel Selected)	$V_{DD1} = 7.5V$ , $V_{FE} = 7.5V$ , or $V_{DD1} = 15V$ , $V_{FE} = 0V$				5					$\Omega$	
		$V_{DD} = 5V$ , $V_{FE} = 5V$ or $V_{DD} = 10V$ , $V_{SE} = 0V$					10				$\Omega$	
Sine Wave Response (Distortion)	$R_L = 10$ k $\Omega$ , $V_{SS} = 0$ , $f_{IN} = 1$ kHz	$V_{DD} = 7.5V$ , $V_{EE} = 7.5V$				0.1					%	
		$V_{DD} = 5V$ , $V_{EL} = -5V$				0.2					%	
		$V_{DD} = 2.5V$ , $V_{EE} = 2.5V$				1					%	
"OFF" Channel Leakage Current Any Channel "OFF"	$V_{SS} = 0V$ $V_{DD1} = 7.5V$ $V_{FE} = 7.5V$ OUT IN = 7.5V IN OUT = 0V			150		0.01	150			200	nA	
All Channels "OFF" (Common OUT/IN)	Inhibit = 5V $V_{SS} = 0V$ OUT/IN = 0V, IN OUT = 7.5V	$V_{DD1} = 7.5V$		1600		0.08	1400			1600	nA	
		$V_{FE} = 7.5V$		800		0.04	200			800	nA	
				400		0.02	100			400	nA	
Frequency Response Channel "ON" (Sine Wave Input)	$R_L = 1$ k $\Omega$ , $V_{IS} = 5V$ (p.p.), $V_{SS} = 0V$	$V_{DD} = 5V$ $V_{EE} = 5V$ , $20 \log_{10} V_{OS} - V_{IS} = 3$ dB				40					MHz	

**Electrical Characteristics** (Continued) CD4051C, CD4052C, CD4053C

PARAMETER	CONDITIONS	-40°C			25°C			85°C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Feedthrough Channel "OFF"	$R_L = 1\text{ k}\Omega$ , $V_{IS} = 5\text{ V}$ (p.p.), $V_{SS} = 0\text{ V}$ $V_{DD} = 5\text{ V}$ , $V_{FE} = -5\text{ V}$ , $20 \text{ Log}_{10} V_{OS} V_{IS} = -40\text{ dB}$					1					MHz
Crosstalk Between Any Two Channels (Frequency at 40 dB)	$R_L = 1\text{ k}\Omega$ , $V_{IS}(A) = 5\text{ V}$ (p.p.), $V_{SS} = 0\text{ V}$ $V_{DD} = 5\text{ V}$ , $V_{FE} = -5\text{ V}$ , $20 \text{ Log}_{10} V_{OS}(B) / V_{IS}(A) = 40\text{ dB}$ (Note 1)					1					MHz
Capacitance											
$C_{IS}$ Input (IN/OUT)						10					pF
$C_{OS}$ Output (Common OUT/IN)	$V_{DD} = V_{FE}$ , $V_{OS} = 0\text{ V}$					60					pF
						30					pF
						20					pF
$C_{IOS}$ Feedthrough						0.2					pF
$t_{PLH}$ Propagation Delay Signal Input to Signal Output	$V_{DD} = 10\text{ V}$ , $V_{SS} = V_{FE} = \text{Inhibit} = 0\text{ V}$ , $C_L = 15\text{ pF}$ , $V_{IS} = 10\text{ V}$ (Square Wave), $t_r, t_f = 20\text{ ns}$ (Input Signal)							10			ns

**CONTROL INPUTS A, B, C AND INHIBIT**

Noise Immunity (Any Control Input)											
$V_N$	$V_{IS} = V_{DD}$ through $1\text{ k}\Omega$ , $V_{FE} = V_{OS}$ , $I_{IS} = 10\mu\text{A}$	$V_{DD} = V_{OS} = 10\text{ V}$	3.0			3.0	4.5		2.9		V
		$V_{DD} = V_{IS} = 5\text{ V}$	1.5			1.5	2.25		1.4		V
$V_{NIN}$	$R_L = 1\text{ k}\Omega$ to $V_{FE}$	$V_{DD} = V_{OS} = 10\text{ V}$	2.9			3.0	4.5		3.0		V
		$V_{DD} = V_{OS} = 5\text{ V}$	1.4			1.5	2.25		1.5		V
C Average Input Capacitance						5					pF
$t_{ONL}$ Turn "ON" Propagation Delay Control Input to Signal Output	$C_L = 15\text{ pF}$ , $R_L = 10\text{ k}\Omega$ , $V_{IS} = V_{DD}$ , $t_r, t_f = 20\text{ ns}$	$V_{OS} = 10\text{ V}$ , $V_{FE} = 0\text{ V}$					150	300			ns
	$V_{SS} = \text{Inhibit} = 0\text{ V}$ (Note 2)	$V_{DD} = 5\text{ V}$ , $V_{FE} = -5\text{ V}$					400	800			ns
Inhibit Input to Signal Output	$C_L = 15\text{ pF}$ , $R_L = 10\text{ k}\Omega$ , $V_{IS} = V_{DD}$ , $t_r, t_f = 20\text{ ns}$	$V_{OS} = 10\text{ V}$ , $V_{FE} = 0\text{ V}$					200	400			ns
		$V_{DD} = 5\text{ V}$ , $V_{FE} = 0\text{ V}$					550	1100			ns
Inhibit Recovery, $T_{INH}$	$V_{DD} = 10\text{ V}$						200	400			ns

Note 1: A,B are two arbitrary channels with A turned "ON" and B "OFF."

Note 2: Channel Overlap = Turn "ON" delay, where channel overlap is defined as the duration after control signal change during which two channels may be "ON" together.

Note 3:  $V_{IS}$  = input signal voltage,  $V_{OS}$  = output signal voltage,  $f_{IS}$  = input signal frequency.

**Special Considerations**

In certain applications the external load-resistor current may include both  $V_{DD}$  and signal-line components. To avoid drawing  $V_{DD}$  current when switch current flows into "In/Out" pin, the voltage drop across the bidirectional switch must not exceed 0.6V at  $T_A \leq 25^\circ\text{C}$ , or 0.4V at  $T_A > 25^\circ\text{C}$  (calculated from  $R_{ON}$  values shown). No  $V_{DD}$  current will flow through  $R_L$  if the switch current flows into "Out/In" pin.

**Truth Table**


INPUT STATES				"ON" CHANNELS		
INHIBIT	C	B	A	CD4051A	CD4052A	CD4053A
0	0	0	0	0	0X 0Y	cx, bx, ax
0	0	0	1	1	1X 1Y	cx, bx, ay
0	0	1	0	2	2X 2Y	cx, by, ax
0	0	1	1	3	3X 3Y	cx, by, ay
0	1	0	0	4		cy, bx, ax
0	1	0	1	5		cy, bx, ay
0	1	1	0	6		cy, by, ax
0	1	1	1	7		cy, by, ay
1	*	*	*	NONE	NONE	NONE

\*Don't Care condition




Schematic Diagrams


CD4051M/CD4051C



CD4052M/CD4052C




CD4053M/CD4053C




# Typical Performance Characteristics


"ON" Resistance vs Signal Voltage for  $T_A = 25^\circ\text{C}$




"ON" Resistance as a Function of Temperature for  $V_{DD} - V_{EE} = 15\text{V}$



"ON" Resistance as a Function of Temperature for  $V_{DD} - V_{EE} = 10\text{V}$



"ON" Resistance as a Function of Temperature for  $V_{DD} - V_{EE} = 5\text{V}$



CD4051M/CD4051C, CD4052M/CD4052C, CD4053M/CD4053C

