


# CD4062A Types

## CMOS 200-Stage Dynamic Shift Register

### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE TEMPERATURE RANGE ( $T_{stg}$ )	-65 to +150°C
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPES K, T, H	-55 to +125°C
DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )	
(Voltages referenced to $V_{SS}$ Terminal)	-0.5 to +15 V
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPES K, T)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPES K, T)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$	100 mW
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to $V_{DD} + 0.5$ V
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79$ mm) from case for 10 s max.	+265°C



The RCA-CD4062A is a 200-stage dynamic shift register with provision for either single- or two-phase clock input signals. Single-phase-clocked operation is intended for low-power, low clock-line capacitance requirements. Single-phase clocking is specified for medium-speed operation (< 1 MHz) at supply voltages up to 10 volts. Clock input capacitance is extremely low (< 5 pF), and clock rise and fall times are non-critical. The clock-mode signal (CM) must be low for single-phase operation.

Two-phase clock-input signals may be used for high-speed operation (up to 5 MHz) or to further reduce clock rise and fall time requirements at low speeds. Two-phase operation is specified for supply voltages up to 15 volts. Clock input capacitance is only 50 pF/phase. The clock-mode signal (CM) must be high for two-phase operation. The single-phase-clock input has an internal pull-down which is activated when CM is high and may be left unconnected in two-phase operation.

The logic level present at the data input is transferred into the first stage and shifted one stage at each positive-going clock transition for single-phase operation, and at the positive-going transition of CL<sub>1</sub> for two-phase operation.



The CD4062A-Series types are supplied in 12-lead hermetic TO-5 packages (T suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

### Features:

- Minimum shift rates over full temperature range—

Single-phase clock:  $3 \text{ V} \leq V_{DD} \leq 10 \text{ V}$ ;  
 $f_{min} = 10 \text{ kHz}$ ;  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$   
 ( $f_{min} = 1 \text{ kHz}$  up to  $T_A \leq 75^\circ\text{C}$ )

Two-phase clock:  $3 \text{ V} \leq V_{DD} \leq 15 \text{ V}$ ;  
 $f_{min} = 10 \text{ kHz}$ ;  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$   
 ( $f_{min} = 1 \text{ kHz}$  up to  $T_A \leq 75^\circ\text{C}$ )



# CD4062A Types




## RECOMMENDED OPERATING CONDITIONS at $T_A = 25^\circ\text{C}$ , Except as Noted.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS		UNITS
		MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range): Single-Phase Clock Two-Phase Clock		3 3	10 12	V
Clock Input Frequency, $f_{CL}^*$	5 10	0.15 0.15	500 1000	kHz
Clock Pulse Width, $t_W^*$	5 10	250 500	$66.7 \times 10^6$ $66.7 \times 10^6$	ns
Clock Rise or Fall Times, $t_{rCL}$ or $t_{fCL}^*$	5 10	— —	10 1	$\mu\text{s}$
Data Hold Time, $t_H^*$	5 10	150 50	— —	ns

\* For single-phase clock, 50% duty cycle

Two-Phase Clock Operation ( $CL_1, CL_2$ ); Clock Mode (CM) = High;  $3\text{V} \leq V_{DD} \leq 15\text{V}$ . See Figure 4.


CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS	
		$V_{DD}$ V	MIN.	TYP.		MAX.
Maximum Clock Input Frequency, $f_{CL}$		5	1.25	2.5	—	MHz
		10	2.5	5	—	
Minimum Clock Input Frequency, $f_{CL}$		5	150	10	—	Hz
		10	150	10	—	
Clock Overlap Time 			40	—	—	ns
Average Input Capacitance, $C_i$ $CL_1, CL_2$			—	50	—	pF
Propagation Delays: $t_{PHL}, t_{PLH}$ $CL_1$ to Q $CL_1$ to $CL_{1D}$ $CL_2$ to $CL_{2D}$		5	—	250	500	ns
		10	—	100	200	
		5	—	250	500	
Minimum Data Setup Time 		5	—	150	300	ns
		10	—	50	100	
Minimum Data Hold Time 		5	—	—	0	ns
		10	—	—	0	
Clock Rise and Fall Times $t_{rCL1}, CL_2$ $t_{fCL1}, CL_2$			No Restrictions If Clock Overlap Requirement Is Met			

## Features (Cont'd):

- Low power dissipation  
0.3 mW/bit at 1 MHz and 10 V  
0.04 mW/bit at 0.5 MHz and 5V (alternating 1-0 data pattern)
- Data output TTL-DTL compatible
- Recirculating capability
- Delayed two-phase clock outputs available for cascading registers
- Asynchronous ripple-type presettable to all 1's or 0's
- Ultra-low-power-dissipation standby operation
- Quiescent current specified to 15 V
- Maximum input leakage current of 1  $\mu\text{A}$  at 15 V (full package-temperature range)
- 1-V noise margin (full package-temperature range)


## Applications:

- Serial shift registers
- Time-delay circuits
- CRT refresh memory
- Long serial memory



92CS-22702R1

Fig. 3 — Timing diagram—single-phase clock.



92CS-22703

Fig. 4 — Timing diagram—two-phase clock.

# CD4062A Types

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)				UNITS	
	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	-55	+25		+125		
					TYP.	LIMIT			
Quiescent Device Current, I <sub>L</sub> Max. CM=High, CL <sub>1</sub> =High, CL <sub>2</sub> =Low	-	-	5	12	0.5	12	720	μA	
	-	-	10	25	1	25	1500		
	-	-	15	50	1	50	2000		
Output Voltage: Low Level, V <sub>OL</sub>	-	5	5	0 Typ.; 0.05 Max				V	
	-	10	10	0 Typ.; 0.05 Max					
High Level V <sub>OH</sub>	-	0	5	4.95 Min.; 5 Typ.				V	
	-	0	10	9.95 Min.; 10 Typ.					
Noise Immunity: Inputs Low, V <sub>NL</sub>	4.2	-	5	1.5 Min.; 2.25 Typ.				V	
	9	-	10	3 Min.; 4.5 Typ.					
Inputs High V <sub>NH</sub>	0.8	-	5	1.5 Min.; 2.25 Typ.				V	
	1	-	10	3 Min.; 4.5 Typ.					
Noise Margin: Inputs Low, V <sub>NML</sub>	4.5	-	5	1 Min.				V	
	9	-	10	1 Min.					
Inputs High, V <sub>NMH</sub>	0.5	-	5	1 Min.				V	
	1	-	10	1 Min.					
Output Drive Current: N-Channel (Sink), I <sub>D</sub> N Min.	Q	-	4.5	1.6	2.6	1.3	0.91	mA	
				Output	0.5	8*	4		3.2
				CL1D	0.5	1.4	0.7		0.49
				CL2D	0.5	3.6	1.8		1.26
					0.4	2.6	1.3		0.91
P-Channel (Source): I <sub>D</sub> P Min.	Q	-	5	-0.31	-0.5	-0.25	-0.17	mA	
				Output	2.5	-1.5	-0.75		-0.52
				CL1D	4.5	-0.7	-0.35		-0.24
				CL2D	9.5	-1.8	-0.9		-0.63
					4.5	-0.43	-0.7		-0.35
Input Leakage Current, I <sub>IL</sub> , I <sub>IH</sub>	Any Input			±10 <sup>-5</sup> Typ., ±1 Max.				μA	

\* Maximum power dissipation rating ≤ 200 mW.




Fig. 5—Typical n-channel drain characteristics for Q output.




Fig. 6—Typical p-channel drain characteristics for Q output.




Fig. 7—Typical transition time vs. C<sub>L</sub> for data outputs.










Fig. 8—Typical transition time vs. C<sub>L</sub> for delayed clock output.

# CD4062A Types

**DYNAMIC CHARACTERISTICS AT  $T_A = 25^\circ\text{C}$ ,  $V_{SS} = 0\text{V}$ ,  $C_L = 50\text{pF}$ , Input  $t_r, t_f = 20\text{ns}$ , except  $t_{rCL}$  and  $t_{fCL}$**

**Single-Phase-Clock Operation; Clock Mode (CM) = Low;  $3\text{V} < V_{DD} \leq 10\text{V}$  (See Figure 3)**

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS	
		$V_{DD}$ V	MIN.	TYP.		MAX.
Maximum Clock Input Frequency, $f_{CL}$ (50% Duty Cycle)	$t_r, t_f = 20\text{ns}$	5	0.5	1	—	MHz
		10	1	2	—	
Minimum Clock Input Frequency, $f_{CL}$ (50% Duty Cycle)		5	150	10	—	Hz
		10	150	10	—	
Clock Rise and Fall Times** $t_{rCL}, t_{fCL}$		5	—	—	10	$\mu\text{s}$
		10	—	—	1	
Average Input Capacitance, $C_1$	All Inputs Except $CL_1$ and $CL_2$		—	5.	—	pF
Propagation Delays :						
CL to Q		5	—	1000	2000	ns
CL to $CL_{1D}$ (Positive Going)		(50% Points)	5	—	750	
			10	—	300	600
CL to $CL_{2D}$ (Positive Going)		(50% Points)	5	—	500	1000
			10	—	200	400
CL to $CL_{1D}$ (Negative Going)		(50% Points)	5	—	450	900
			10	—	175	350
CL to $CL_{2D}$ (Negative Going)		(50% Points)	5	—	750	1500
			10	—	300	600
Transition Time: $t_{TLH}, t_{THL}$						
Q Output		5	—	100	200	ns
		10	—	50	100	
$CL_{1D}, CL_{2D}$		5	—	200	400	ns
		10	—	100	200	
Data Set-Up Time $t_S$		5	—	—	0	ns
		10	—	—	0	
Data Hold Time $t_H$		5	—	—	150	ns
		10	—	—	150	

\*\* If more than one unit is cascaded in single-phase parallel clocked application,  $t_{rCL}$  should be made less than or equal to the sum of the propagation delay at 15 pF, and the transition time of the output driving stage. (See Figs. 5 and 7 for cascading options.)

▲ Use of delayed clock permits high-speed logic to precede CD4062A register (see cascade register operation).





Fig. 9— Typical power dissipation vs. frequency.




Fig. 10— Minimum shift frequency vs. ambient temperature.




Fig. 11— Quiescent device current test circuit.




Fig. 12— Noise immunity test circuit.




Fig. 13— Input leakage current test circuit.