

# CD4066B Types

## CMOS Quad Bilateral Switch

For Transmission or Multiplexing of Analog or Digital Signals

### High-Voltage Types (20-Volt Rating)

The RCA-CD4066B is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-compatible with RCA-CD4016B, but exhibits a much lower on-state resistance. In addition, the on-state resistance is relatively constant over the full input-signal range.


The CD4066B consists of four independent bilateral switches. A single control signal is required per switch. Both the p and the n device in a given switch are biased on or off simultaneously by the control signal. As shown in Fig. 1, the well of the n-channel device on each switch is either tied to the input when the switch is on or to  $V_{SS}$  when the switch is off. This configuration eliminates the variation of the switch-transistor threshold voltage with input signal, and thus keeps the on-state resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage, and more constant on-state impedance over the input-signal range. For sample-and-hold applications, however, the CD4016B is recommended.

The CD4066B is available in 14-lead ceramic dual-in-line packages (D and F suffixes), 14-lead plastic dual-in-line packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).

### Features:

- 15-V digital or  $\pm 7.5$ -V peak-to-peak switching
- $125\Omega$  typical on-state resistance for 15-V operation
- Switch-on-state resistance matched to within  $5\Omega$  over 15-V signal-input range
- On-state resistance flat over full peak-to-peak signal range
- High on/off output-voltage ratio: 80 dB typ. @  $f_{IS} = 1$  kHz,  $R_L = 1\text{ k}\Omega$
- High degree of linearity: <0.5% distortion typ. @  $f_{IS} = 1$  kHz,  $V_{IS} = 5$  Vp-p,  $V_{DD} - V_{SS} \geq 10$  V,  $R_L = 10\text{ k}\Omega$
- Extremely low off-state switch leakage resulting in very low offset current and high effective off-state resistance: 10 pA typ. @  $V_{DD} - V_{SS} = 10$  V,  $T_A = 25^\circ\text{C}$
- Extremely high control input impedance (control circuit isolated from signal circuit):  $10^{12}\Omega$  typ.
- Low crosstalk between switches: -50 dB typ. @  $f_{IS} = 8$  MHz,  $R_L = 1\text{ k}\Omega$
- Matched control-input to signal-output capacitance: Reduces output signal transients
- Frequency response, switch on = 40 MHz (typ.)
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No.13A, "Standard Specifications for Description of "B" Series CMOS Devices"



FUNCTIONAL DIAGRAM

### Applications:

- Analog signal switching/multiplexing
- Signal gating
- Modulator
- Squelch control
- Demodulator
- Chopper
- Commutating switch
- Digital signal switching/Multiplexing
- Transmission-gate logic implementation
- Analog-to-digital & digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain




Fig.1 — Schematic diagram of 1 of 4 identical switches and its associated control circuitry.

### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply-Voltage Range (For $T_A$ = Full Package-Temperature Range)	3	18	V

## ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions		LIMITS AT INDICATED TEMPERATURES (°C)							UNITS	
			Values at -55, +25, +125 Apply to D, F, K, H Packages								
			Values at -40, +25, +85 Apply to E Package								
Quiescent Device Current, $I_{DD}$	$V_{IN}$ (V)	$V_{DD}$ (V)	+25							μA	
			-55	-40	+85	+125	Typ.	Max.			
			0.5	5	0.25	0.25	7.5	7.5	0.01		
			0.10	10	0.5	0.5	15	15	0.01		
Signal Inputs ( $V_{IS}$ ) and Output ( $V_{OS}$ )	$V_C = V_{DD}$	$R_L = 10 \text{ k}\Omega$ returned to $V_{DD} - V_{SS}$	+25							Ω	
			5	800	850	1200	1300	470	1050		
$\Delta I_{ON}$	$V_{IS} = V_{SS}$ to $V_{DD}$	$R_L = 10 \text{ k}\Omega$ , $V_C = V_{DD}$	10	310	330	500	550	180	400	Ω	
			15	200	210	300	320	125	240		
			5	—	—	—	—	15	—		
Total Harmonic Distortion, THD	$V_C = V_{DD} = 5 \text{ V}$ , $V_{SS} = -5 \text{ V}$ , $V_{IS(p-p)} = 5 \text{ V}$ (Sine wave centered on 0 V)	$R_L = 10 \text{ k}\Omega$ , $f_{IS} = 1 \text{ kHz}$ sine wave	—	—	—	—	0.4	—	%	MHz	
			—	—	—	—	—	40	—		
-3dB Cutoff Frequency (Switch on)	$V_C = V_{DD} = 5 \text{ V}$ , $V_{SS} = -5 \text{ V}$ , $V_{IS(p-p)} = 5 \text{ V}$ (Sine wave centered on 0 V)	$R_L = 1 \text{ k}\Omega$ ,	—	—	—	—	—	—	—	MHz	
			—	—	—	—	—	1	—		
-50dB Feed-through Frequency (Switch off)	$V_C = V_{SS} = -5 \text{ V}$ , $V_{IS(p-p)} = 5 \text{ V}$ Sine wave centered on 0 V	$R_L = 1 \text{ k}\Omega$	—	—	—	—	—	—	—	MHz	
			—	—	—	—	—	—	—		
Input/Output Leakage Current (Switch off)	$V_C = 0 \text{ V}$ , $V_{IS} = 18 \text{ V}$ ; $V_{OS} = 0 \text{ V}$ , $V_{IS} = 0 \text{ V}$ ; $V_{OS} = 18 \text{ V}$	$R_L = 200 \text{ k}\Omega$	18	$\pm 0.1$	$\pm 0.1$	$\pm 1$	$\pm 1$	$\pm 10^{-5}$	$\pm 0.1$	μA	
			—	—	—	—	—	—	—		
-50 dB Crosstalk Frequency	$V_C(A) = V_{DD} = +5 \text{ V}$ , $V_C(B) = V_{SS} = -5 \text{ V}$ , $V_{IS}(A) = 5 \text{ V p-p}$ , $50 \Omega$ source	$R_L = 1 \text{ k}\Omega$	—	—	—	—	—	8	—	MHz	
			—	—	—	—	—	—	—		
Propagation Delay (Signal Input to Signal Output) $t_{PD}$	$R_L = 200 \text{ k}\Omega$ , $V_C = V_{DD}$ , $V_{SS} = \text{GND}$ , $C_L = 50 \text{ pF}$ , $V_{IS} = 10 \text{ V}$ (Square wave centered on 5 V)	5	—	—	—	—	20	40	ns		
		10	—	—	—	—	10	20			
		15	—	—	—	—	7	15			
Capacitance: Input, $C_{IS}$	$V_{DD} = +5 \text{ V}$	—	—	—	—	—	8	—	pF		
		—	—	—	—	—	8	—			
		—	—	—	—	—	0.5	—			




Fig. 2—Typical on-state resistance vs. input signal voltage (all types).




Fig. 3—Typical on-state vs. input signal voltage (all types).




Fig. 4—Typical on-state resistance vs. input signal voltage (all types).




Fig. 5—on-state resistance vs. input signal voltage (all types).

# CD4066B Types

## ELECTRICAL CHARACTERISTICS (cont'd)

Characteristic	Test Conditions	LIMITS AT INDICATED TEMPERATURES (°C)							U N I T S
		Values at -55, +25, +125 Apply to D, F, K, H, Packages Values at -40, +25, +85 Apply to E Package			+25		+125		
	V <sub>DD</sub> (V)	-55	-40	+85	+125	Typ.	Max.		
<b>Control (V<sub>C</sub>)</b>									
Control Input Low Voltage, V <sub>IHC</sub> Max.	I <sub>IS</sub>   < 10 µA V <sub>IS</sub> = V <sub>SS</sub> , V <sub>OS</sub> = V <sub>DD</sub> and V <sub>IS</sub> = V <sub>DD</sub> , V <sub>OS</sub> = V <sub>SS</sub>	5	1	1	1	—	1	V	
		10	2	2	2	—	2		
		15	2	2	2	—	2		
Control Input High Voltage, V <sub>IHC</sub>	See Fig. 6	5	3.5 (Min.)					V	
		10	7 (Min.)						
		15	11 (Min.)						
Input Current, I <sub>IN</sub> Max.	V <sub>IS</sub> ≤ V <sub>DD</sub> V <sub>DD</sub> = V <sub>SS</sub> = 18 V V <sub>CC</sub> ≤ V <sub>DD</sub> - V <sub>SS</sub>	18	±0.1	±0.1	±1	±1	±10 <sup>-5</sup>	±0.1	µA
Crosstalk (Control Input to Signal Output)	V <sub>C</sub> = 10 V (Sq. Wave) t <sub>r</sub> , t <sub>f</sub> = 20 ns R <sub>L</sub> = 10 kΩ	10	—	—	—	—	50	—	mV
Turn-On and Turn-Off Propagation Delay	V <sub>IN</sub> = V <sub>DD</sub> t <sub>r</sub> , t <sub>f</sub> = 20 ns C <sub>L</sub> = 50 pF R <sub>L</sub> = 1 kΩ	5	—	—	—	—	35	70	ns
		10	—	—	—	—	20	40	
		15	—	—	—	—	15	30	
Maximum Control Input Repetition Rate	V <sub>IS</sub> = V <sub>DD</sub> , V <sub>SS</sub> = GND, R <sub>L</sub> = 1 kΩ to gnd, C <sub>L</sub> = 50 pF, V <sub>C</sub> = 10 V (Square wave centered on 5 V) t <sub>r</sub> , t <sub>f</sub> = 20 ns, V <sub>OS</sub> = ½ V <sub>OS</sub> @ 1 kHz	5	—	—	—	—	6	—	MHz
		10	—	—	—	—	9	—	
		15	—	—	—	—	9.5	—	
Input Capacitance, C <sub>IN</sub>		—	—	—	—	—	5	7.5	µF

V <sub>DD</sub> (V)	V <sub>IS</sub> (V)	Switch Input					Switch Output, V <sub>OS</sub> (V)	
		-55°C	-40°C	+25°C	+85°C	+125°C	Min.	Max.
5	0	0.64	0.61	0.51	0.42	0.36	—	0.4
5	5	-0.64	-0.61	-0.51	-0.42	-0.36	4.6	—
10	0	1.6	1.5	1.3	1.1	0.9	—	0.5
10	10	-1.6	-1.5	-1.3	-1.1	-0.9	9.5	—
15	0	4.2	4	3.4	2.8	2.4	—	1.5
15	15	-4.2	-4	-3.4	-2.8	-2.4	13.5	—




Fig. 6—Determination of  $r_{on}$  as a test condition for control input high voltage ( $V_{IHC}$ ) specification.




Fig. 7—Channel on-state resistance measurement circuit.




Fig. 8—Typical ON characteristics for 1 of 4 Channels.




Fig. 9—Power dissipation per package vs. switching frequency.




Fig. 10—Capacitance test circuit.

## CD4066B Types






Fig. 11 - Off-switch input or output leakage.

Fig. 12 - Propagation delay time signal input ( $V_{1s}$ ) to signal output ( $V_{os}$ ).

Fig. 13 - Crosstalk-control input to signal output.




Fig. 14 - Propagation delay  $t_{PLH}$ ,  $t_{PHL}$  control-signal output. Delay is measured at  $V_{os}$  level of  $\pm 10\%$  from ground (turn-on) or on-state output level (turn-off).




Fig. 15 - Maximum allowable control input repetition rate.




Fig. 16 - Input leakage current test circuit.




Fig. 17 - 4-channel PAM multiplex system diagram.

## CD4066B Types





Fig. 18 – Bidirectional signal transmission via digital control logic.



**CD4066BH  
CHIP PHOTOGRAPH**

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.

### SPECIAL CONSIDERATIONS — CD4066B

1. In applications that employ separate power sources to drive V<sub>DD</sub> and the signal inputs, the V<sub>DD</sub> current capability should exceed V<sub>DD</sub>/R<sub>L</sub> (R<sub>L</sub> = effective external load of the four CD4066B bilateral switches). This provision avoids any permanent current flow or clamp action on the V<sub>DD</sub> supply when power is applied or removed from the CD4066B.
2. In certain applications, the external load-resistor current may include both V<sub>DD</sub> and signal-line components. To avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1,4,8, or 11, the voltage drop across the bidirectional switch must not exceed 0.8 volts (calculated from R<sub>ON</sub> values shown). No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into terminals 2,3,9, or 10.