

## **CD4502B Types**

# **CMOS Strobed Hex Inverter/Buffer**

### **High-Voltage Types (20-Volt Rating)**

The RCA-CD4502B consists of six inverter/buffers with 3-state outputs. A logic "1" on the OUTPUT DISABLE input produces a high-impedance state in all six outputs. This feature permits common busing of the outputs, thus simplifying system design. A Logic "1" on the INHIBIT input switches all six outputs to logic "0" if the OUTPUT DISABLE input is a logic "0". This device is capable of driving two standard TTL loads, which is equivalent to six times the JEDEC "B"-series I/O standard.

The CD4502B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead ceramic flat package (K suffix), and in chip form (H suffix). This device is similar to the MC14502.

#### *Features:*

- 2 TTL-load output drive capability
  - 3-state outputs
  - Common output-disable control
  - Inhibit control
  - 100% tested for quiescent current at 20 V
  - 5-V, 10-V, and 15-V parametric ratings
  - Maximum input current of 1  $\mu$ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
  - Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"
  - Noise margin (full package-temperature range) =


**1 V at  $V_{DD} = 5 \text{ V}$**   
**2 V at  $V_{DD} = 10 \text{ V}$**   
**2.5 V at  $V_{DD} = 15 \text{ V}$**

### *Applications:*


- 3-state hex inverter for interfacing IC's with data buses
  - COS/MOS to TTL hex buffer

**MAXIMUM RATINGS, *Absolute-Maximum Values:***


DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ) (Voltages referenced to V <sub>SS</sub> Terminal)	-0.5 to +20 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (P <sub>D</sub> ):	
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPES D, F, K)	500 mW
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPES D, F, K)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ):	
PACKAGE TYPES D, F, K, H	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max.	+265°C




*Fig. 1 – Logic diagram of 1 of 6 identical inverter/buffers*




**Logic 0 = Low**  
**Z = High Impedance**  
**X = Don't Care**  
**Logic 1 = High**




## FUNCTIONAL DIAGRAM




*Fig.2 – Typical output low (sink) current characteristics.*



*Fig.3 – Minimum output low (sink) current characteristics.*



*Fig. 4 – Typical output high (source) current characteristics*



JRC-3-2512

# CD4502B Types

## RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply-Voltage Range (For $T_A = \text{Full Package-Temperature Range}$ )	3	18	V

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	Values at -55, +25, +125 Apply to D, F, K, H Packages			+25			
				-55	-40	+85	+125	Min.	Typ.	Max.
Quiescent Device Current, $I_{DD}$ Max.	-	0,5	5	1	1	30	30	-	0,02	1
	-	0,10	10	2	2	60	60	-	0,02	2
	-	0,15	15	4	4	120	120	-	0,02	4
	-	0,20	20	20	20	600	600	-	0,04	20
Output Low (Sink) Current, $I_{OL}$ Min.	0,4	0,5	5	3,84	3,66	2,52	2,16	3,06	6	-
	0,5	0,10	10	9,6	9	6,6	5,4	7,8	15,6	-
	1,5	0,15	15	25,2	24	16,8	14,4	20,4	40,8	-
	4,6	0,5	5	-0,64	-0,61	-0,42	-0,36	-0,51	-1	-
Output High (Source) Current, $I_{OH}$ Min.	2,5	0,5	5	-2	-1,8	-1,3	-1,15	-1,6	-3,2	-
	9,5	0,10	10	-1,6	-1,5	-1,1	-0,9	-1,3	-2,6	-
	13,5	0,15	15	-4,2	-4	-2,8	-2,4	-3,4	-6,8	-
	-	0,5	5	0,05				-	0	0,05
Output Voltage: Low-Level, $V_{OL}$ Max.	-	0,10	10	0,05				-	0	0,05
	-	0,15	15	0,05				-	0	0,05
	-	0,5	5	4,95		4,95	5	-	-	-
	-	0,10	10	9,95		9,95	10	-	-	-
	-	0,15	15	14,95		14,95	15	-	-	-
Input Low Voltage, $V_{IL}$ Max.	0,5, 4,5	-	5	1,5		-	-	-	1,5	
	1,9	-	10	3		-	-	-	3	
	1,5, 13,5	-	15	4		-	-	-	4	
	-	4,5	-	5	3,5		3,5	-	-	
Input High Voltage, $V_{IH}$ Min.	4,5	-	5	3,5		7		7	-	
	9	-	10	7				-	-	
	13,5	-	15	11		11		-	-	
	-	0,18	18	$\pm 0,1$	$\pm 0,1$	$\pm 1$	$\pm 1$	-	$\pm 10^{-5}$	$\pm 0,1$
Input Current $I_{IN}$ Max.										$\mu\text{A}$
3-State Output Leakage Current, $I_{OUT}$ Max.	0,18	0,18	18	$\pm 0,4$	$\pm 0,4$	$\pm 12$	$\pm 12$	-	$\pm 10^{-4}$	$\pm 0,4$




Fig.8 – Typical transition time as a function of load capacitance.




Fig.9 – Typical propagation-delay time as a function of load capacitance.




Fig.5 – Minimum output high (source) current characteristics.




Fig.6 – Typical voltage transfer characteristics.




Fig.7 – Typical power dissipation as a function of input frequency.




Fig.10 – Power-dissipation test circuit.

## CD4502B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ ; Input  $t_r, t_f = 20 \text{ ns}$ ,  
 $C_L = 50 \text{ pF}, R_L = 200 \text{ k}\Omega$  Unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		V <sub>DD</sub> (V)	TYP	MAX	
Data or Inhibit Delay Times: High to Low, t <sub>PHL</sub>	See Fig. 14	5	135	270	ns
		10	60	120	
		15	40	80	
	See Fig. 14	5	190	380	
		10	90	180	
		15	65	130	
Disable Delay Times: $R_L = 1 \text{ k}\Omega$ Output High to High Impedance, t <sub>PHZ</sub>	See Fig. 14	5	60	120	ns
		10	40	80	
		15	30	60	
	See Fig. 14	5	110	220	
		10	50	100	
		15	40	80	
Output Low to High Impedance, t <sub>PLZ</sub>	See Fig. 14	5	125	250	ns
		10	65	130	
		15	55	110	
	See Fig. 14	5	125	250	
		10	55	110	
		15	40	80	
Transition Times: Low to High, t <sub>TLH</sub>	See Fig. 14	5	100	200	ns
		10	50	100	
		15	40	80	
	See Fig. 14	5	60	120	
		10	30	60	
		15	20	40	
Input Capacitance, C <sub>IN</sub>	Any Input	5	7.5	pF	





Fig. 14 – Disable delay times test circuit and waveforms.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3} \text{ inch}$ ).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of  $-3$  mils to  $+18$  mils applicable to the nominal dimensions shown.



Dimensions and Pad Layout for CD4502B




Fig. 11 – Quiescent-device-current test circuit.




Fig. 12 – Input-voltage test circuit.




Fig. 13 – Input leakage current test circuit.