

CD4538B DualPrecisionMonostable

General Description

The CD4538B is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable, and the control inputs are internally latched. Two trigger inputs are provided to allow either rising or falling edge triggering. The reset inputs are active low and prevent triggering while active. Precise control of output pulse-width has been achieved using linear CMOS techniques. The pulse duration and accuracy are determined by external components $R_{\boldsymbol{X}}$ and $C_{\boldsymbol{X}}$. The device does not allow the timing capacitor to discharge through the timing pin on power-down condition. For this reason, no external protection resistor is required in series with the timing pin. Input protection from static discharge is provided on all pins.

Features

■ Wide supply voltage range 5.0V to 15V

■ High noise immunity 0.45 V_{CC} (typ.) ■ Low power Fan out of 2 driving 74L

TTL compatibility or 1 driving 74LS

■ New formula: PW_{OUT} = RC (PW in seconds, R in Ohms, C in Farads)

 \blacksquare ± 1.0% pulse-width variation from part to part (typ.)

■ Wide pulse-width range 1 μs to ∞

■ Separate latched reset inputs

■ Symmetrical output sink and source capability


■ Low standby current 5 nA (typ.) @ 5 V_{DC}

■ Pin compatible to CD4528B

ORDERING INFORMATION


DEVICE	Package Type	MARKING	Packing	Packing Qty
CD4538BE	DIP-16L	CD4538B	TUBE	1000pcs/box
CD4538BM/TR	SOP-16L	CD4538B	REEL	2500pcs/reel

Block and Connection Diagrams



 R_X and C_X are External Components $V_{DD} = Pin 16$ $V_{SS} = Pin 8$

Dual-In-Line Package CD4538BM



Truth Table

I	nputs	Outputs			
Clear	Α	В	Q G		
L	Х	Х	L	Н	
Х	Н	X	L	Н	
Х	Х	L	L	Н	
Н	L	↓	Л	ᅚ	
Н	1	Н	几	┰	

= High Level

= Low Level

 $= \ \, \text{Transition from Low to High}$

= Transition from High to Low

= One High Level Pulse = One Low Level Pulse

= Irrelevant



Absolute Maximum Ratings

DC Supply Voltage (V_{DD}) $-0.5 \text{ to } +18 \text{ V}_{DC}$ Input Voltage (V_{IN}) $-0.5 \text{V to V}_{DD} + 0.5 \text{ V}_{DC}$ Storage Temperature Range (T_S) $-65 ^{\circ}\text{C to } +150 ^{\circ}\text{C}$

Power Dissipation (P_D)

Dual-In-Line 700 mW
Small Outline 500 mW

Lead Temperature (T_L) (Soldering, 10 seconds)

260°C

Recommended Operating

Conditions (Note 2)

DC Supply Voltage (V_{DD}) 5 to 15 V_{DC} Input Voltage (V_{IN}) 0 to V_{DD} V_{DC} Operating Temperature Range (T_A)

CD4538B -40°C to +85°C

DC Electrical Characteristics

Symbol Param	Parameter	eter Conditions	-40°C		+ 25°C			+ 85°C		Units
Syllibol	Parameter	T drameter Conditions		Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent Device Current	V _{DD} = 15V All Outputs Open		20 40 80		0.005 0.010 0.015	20 40 80		150 300 600	μΑ μΑ μΑ
V _{OL}	Low Level Output Voltage	$ \begin{vmatrix} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{vmatrix} \ \ \begin{aligned} I_{O} &< 1 \ \mu A \\ V_{IH} &= V_{DD}, V_{IL} = V_{SS} \end{aligned} $		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V
V _{OH}	High Level Output Voltage	$ \begin{vmatrix} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{vmatrix} \ \ \begin{aligned} I_{O} &< 1 \ \mu A \\ V_{IH} &= V_{DD}, V_{IL} = V_{SS} \end{aligned} $	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		\ \ \ \ \ \
V _{IL}	Low Level Input Voltage	$\begin{aligned} & I_O < 1 \; \mu\text{A} \\ &V_{DD} = 5\text{V}, V_O = 0.5\text{V or } 4.5\text{V} \\ &V_{DD} = 10\text{V}, V_O = 1.0\text{V or } 9.0\text{V} \\ &V_{DD} = 15\text{V}, V_O = 1.5\text{V or } 13.5\text{V} \end{aligned}$		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V V V
V _{IH}	High Level Input Voltage	$\begin{aligned} & I_O < 1 \; \mu\text{A} \\ &V_{DD} = 5\text{V}, V_O = 0.5\text{V or } 4.5\text{V} \\ &V_{DD} = 10\text{V}, V_O = 1.0\text{V or } 9.0\text{V} \\ &V_{DD} = 15\text{V}, V_O = 1.5\text{V or } 13.5\text{V} \end{aligned}$	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.50 8.25		3.5 7.0 11.0		> > > > > > > > > > > > > > > > > > >
l _{OL}	Low Level Output Current (Note 3)	$ \begin{vmatrix} V_{DD} = 5V, V_O = 0.4V \\ V_{DD} = 10V, V_O = 0.5V \\ V_D = 15V, V_O = 1.5V \end{vmatrix} V_{IL} = V_{DD} \\ V_{IL} = V_{SS} $	0.52 1.3 3.6		0.44 1.1 3.0	0.88 2.25 8.8		0.36 0.9 2.4		mA mA mA
ГОН	High Level Output Current (Note 3)	$ \begin{vmatrix} V_{DD} = 5V, V_O = 4.6V \\ V_{DD} = 10V, V_O = 9.5V \\ V_D = 15V, V_O = 13.5V \end{vmatrix} V_{IL} = V_{SS} $	-0.52 -1.3 -3.6		-0.44 -1.1 -3.0	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA mA mA
I _{IN}	Input Current, Pin 2 or 14	$V_{DD} = 15V, V_{IN} = 0V \text{ or } 15V$		±0.02		±10 ⁻⁵	±0.05		±0.5	μΑ
I _{IN}	Input Current Other Inputs	$V_{DD} = 15V, V_{IN} = 0V \text{ or } 15V$		±0.3		±10 ⁻⁵	±0.3		±1.0	μΑ

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for acutal device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Note 3: $I_{\mbox{\scriptsize OH}}$ and $I_{\mbox{\scriptsize OL}}$ are tested one output at a time.




AC Electrical Characteristics * T_A = 25 °C, C_L = 50 pF, and t_r = t_f = 20 ns unless otherwise specified

Symbol	Parameter	Condition	ons	Min	Тур	Max	Units
t _{TLH} , t _{THL}	Output Transition Time	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$			100 50 40	200 100 80	ns ns ns
[†] PLH, [†] PHL	Propagation Delay Time	Trigger Operation— A or B to Q or \overline{Q} $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ Reset Operation— C_D to Q or \overline{Q} $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$			300 150 100 250 125 95	600 300 220 500 250 190	ns ns ns ns
t _{WL} , t _{WH}	Minimum Input Pulse Width A, B, or C _D	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$			35 30 25	70 60 50	ns ns ns
t _{RR}	Minimum Retrigger Time	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$			0	0 0 0	ns ns ns
C _{IN}	Input Capacitance	Pin 2 or 14 Other Inputs			10 5	7.5	pF pF
PW _{OUT}	Output Pulse Width (Q or \overline{Q}) (Note: For Typical Distribution, see <i>Figure 9</i>)	$\begin{array}{l} R_{X} = 100 k \Omega \\ C_{X} = 0.002 \mu F \end{array}$	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	208 211 216	226 230 235	244 248 254	μs μs μs
		$R_{X} = 100 \text{ k}\Omega$ $C_{X} = 0.1 \mu\text{F}$	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	8.83 9.02 9.20	9.60 9.80 10.00	10.37 10.59 10.80	ms ms ms
		$R_{X} = 100 \text{ k}\Omega$ $C_{X} = 10.0 \mu\text{F}$	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	0.87 0.89 0.91	0.95 0.97 0.99	1.03 1.05 1.07	s s s
Circuits in th	Match between the Same Package F, R _X = 100 kΩ	$R_{X} = 100 \text{ k}\Omega$ $C_{X} = 0.1 \mu\text{F}$	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		±1 ±1 ±1		% %
Operating (Conditions						
R _X C _X	External Timing Resistance External Timing Capacitance			5.0 0		** No Limit	kΩ pF

^{*}AC parameters are guaranteed by DC correlated testing.

Logic Diagram



^{**}The maximum usable resistance R_X is a function of the leakage of the Capacitor C_X , leakage of the CD4538B, and leakage due to board layout, surface resistance, etc.



Theory of Operation




FIGURE 2

Trigger Operation

The block diagram of the CD4538B is shown in *Figure 1*, with circuit operation following.

As shown in Figures 1 and 2, before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor $C_{\boldsymbol{X}}$ completely charged to V_{DD} . When the trigger input A goes from V_{SS} to V_{DD} (while inputs B and CD are held to VDD) a valid trigger is recognized, which turns on comparator C1 and N-Channel transistor N1 ①. At the same time the output latch is set. With transistor N1 on, the capacitor C_X rapidly discharges toward VSS until VREF1 is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor C_X begins to charge through the timing resistor, R_X, toward V_{DD}. When the voltage across C_X equals V_{REF2}, comparator C2 changes state causing the output latch to reset (Q goes low) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the guiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from V_{DD} to V_{SS} (while input A is at V_{SS} and input C_D is at V_{DD}) @ .

It should be noted that in the quiescent state C_X is fully charged to V_{DD} , causing the current through resistor R_X to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the CD4538B is that the output latch is set

via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of C_X , R_X , or the duty cycle of the input waveform.

Retrigger Operation


The CD4538B is retriggered if a valid trigger occurs followed by another valid trigger before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from V_{REF1}, but has not yet reached V_{REF2}, will cause an increase in output pulse width T. When a valid retrigger is initiated the voltage at T2 will again drop to V_{REF1} before progressing along the RC charging curve toward V_{DD}. The Q output will remain high until time T, after the last valid retrigger.

Reset Operation

The CD4538B may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on C_D sets the reset latch and causes the capacitor to be fast charged to V_{DD} by turning on transistor Q1 $\mbox{\Large @}$. When the voltage on the capacitor reaches V_{REF2} , the reset latch will clear and then be ready to accept another pulse. If the C_D input is held low, any trigger inputs that occur will be inhibited and the Q and $\overline{\rm Q}$ outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the C_D input, the output pulse T can be made significantly shorter than the minimum pulse width specification



Typical Applications







FIGURE 3. Retriggerable Monostables Circuitry






FIGURE 4. Non-Retriggerable Monostables Circuitry




FIGURE 5. Connection of Unused Sections



Typical Applications (Continued)






FIGURE 6. Switching Test Waveforms





Input Connections

Characteristics	CD	Α	В
t _{PLH} , t _{PHL} , t _{TLH} , t _{THL} PW _{OUT} , t _{WH} , t _{WL}	V _{DD}	PG1	V _{DD}
t _{PLH} , t _{PHL} , t _{TLH} , t _{THL} PW _{OUT} , t _{WH} , t _{WL}	V _{DD}	V _{SS}	PG2
t _{PLH(R)} , t _{PHL(R)} , t _{WH} , t _{WL}	PG3	PG1	PG2

*Includes capacitance of probes, wiring, and fixture parasitic

Note: Switching test waveforms for PG1, PG2, PG3 are shown in *Figure 6*.





FIGURE 7. Switching Test Circuit



Duty Cycle = 50%

FIGURE 8. Power Dissipation Test Circuit and Waveforms



Typical Applications (Continued)




FIGURE 9. Typical Normalized Distribution of Units for Output Pulse Width




FIGURE 10. Typical Pulse Width Variation as a Function of Supply Voltage V_{DD}




FIGURE 11. Typical Total Supply Current Versus Output Duty Cycle, $R_\chi=100~k\Omega$, $C_L=50~pF$, $C_\chi=100~pF$, One Monostable Switching Only




FIGURE 12. Typical Pulse Width Error Versus Temperature




FIGURE 13. Typical Pulse Width Error Versus Temperature





FIGURE 14. Typical Pulse Width Versus
Timing RC Product




PACKAGE




Dimensions In Millimeters								
Symbol :	Min:	Max:	Symbol :	Min:	Max:			
Α	1.225	1.570	D	0.400	0.950			
A1	0.100	0.250	Q	0°	8°			
В	9.800	10.00	а	0.420 TYP				
С	5.800	6.250	b	1.270) TYP			
C1	3.800	4.000						

DIP16







Dimensions In Millimeters								
Symbol :	Min:	Max:	Symbol :	Min:	Max:			
Α	6.100	6.680	L	0.500	0.800			
В	18.940	19.560	а	1.524 TYP				
D	8.200	9.200	b	0.889 TYP				
D1	7.42	7.820	С	0.457 TYP				
E	3.100	3.550	d	2.540 TYP				
L	0.500	0.800						



Important statement:

Huaguan Semiconductor Co,Ltd. reserves the right to change the products and services provided without notice. Customers should obtain the latest relevant information before ordering, and verify the timeliness and accuracy of this information.

Customers are responsible for complying with safety standards and taking safety measures when using our products for system design and machine manufacturing to avoid potential risks that may result in personal injury or property damage.

Our products are not licensed for applications in life support, military, aerospace, etc., so we do not bear the consequences of the application of these products in these fields.

Huaguan Semiconductor Co,Ltd. the performance of the semi conductor products produced by the company can reach the performance indicators that can be applied at the time of sales. the use of testing and other quality control technologies is limited to the quality assurance scope of Huaguan semicondu ctor. Not all parameters of each device need to be tested. The above documents are for reference only, and all are subject to the physical parameters.

Our documentation is only permitted to be copied without any tampering with the content, so we do not accept any responsibility or liability for the altered documents.