CMOS Dual Precision Monostable Multivibrator

High-Voltage Types (20-Volt Rating)

Features:

- Retriggerable/resettable capability
- Trigger and reset propagation delays independent of Rx, Cx
- Triggering from leading or trailing edge
- Q and Q buffered outputs available
- Separate resets
- Wide range of output-pulse widths
- Schmitt trigger input allows unlimited rise and fall times on +TR and —TR inputs

The RCA-CD4538B dual precision monostable multivibrator provides stable retriggerable/resettable one-shot operation for any fixed-voltage timing application.

An external resistor (R_x) and an external capacitor (C_x) control the timing and accuracy for the circuit. Adjustment of R_x and C_x provides a wide range of output pulse widths from the Q and \overline{Q} terminals. The time delay from trigger input to output transition (trigger propagation delay) and the time delay from reset input to output transition (reset propagation delay) are independent of R_x and C_x . Precision control of output pulse widths is achieved through linear CMOS techniques.


Leading-edge-triggering (+TR) and trailing-edge-triggering (-TR) inputs are provided for triggering from either edge of an input pulse. An unused +TR input should be tied to Vss. An unused -TR input should be tied to Vob. A RESET (on low level) is provided for immediate termination of the output pulse or to prevent output pulses when power is turned on. An unused RESET input should be tied to Vob. However, if an entire section of the CD4538B is not used, its inputs must be tied to either $V_{\rm DD}$ or $V_{\rm SS}$. See Table I.

In normal operation the circuit retriggers (extends the output pulse one period) on the application of each new trigger pulse. For operation in the non-retriggerable mode, \bar{Q} is connected to -TR when leading-edge triggering (+TR) is used or \bar{Q} is connected to +TR when trailing-edge triggering (-TR) is used. The time period (T) for this multivibrator can be calculated by: $T=R_XC_X$.

The minimum value of external resistance, R_x , is 4 K Ω . The maximum and minimum values of external capacitance, C_x , are 100 μ F and 5000 pF, respectively.

The CD4538B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

The CD4538B is similar to type MC14538 and is pin-for-pin compatible with the CD4098B.




- 100% tested for maximum quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25° C
- Noise margin (full package-temperature range): 1 V at V_{DD}=5 V

2 V at V_{DD}=10 V 2.5 V at V_{DD}=15 V

- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."

Applications:

- Pulse delay and timing
- Pulse shaping



Terminal Assignment

MAXIMUM RATINGS, Absolute-Maximum Values:

The state of the s	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
(Voltages referenced to Vss Terminal)	0.5 to +20 V
INFOT VOLTAGE HANGE, ALL INPUTS	0.5 to V _{pp} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (Pp):	
For T _A =-40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A =+60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 12 mW/° C to 200 mW
For TA=-55 to +100°C (PACKAGE TYPES D,F,K)	500 mW
For T _A =+100 to +125°C (PACKAGE TYPES D,F,K)	Derate Linearly at 12 mW/° C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	,,
FOR TA=FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (Ta):	
PACKAGE TYPES D,F,K,H	55 to +125°C
PACKAGE TYPE E	
STORAGE TEMPERATURE RANGE (Tstg)	65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max	+265° C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operating is always within the following ranges:

СНА	RACTERISTIC	V _{DD}	LIMITS		
O.L.	MAGIERIGIIC	(V)	Min.	Max.	UNITS
Supply-Voltage Range (For T _A =	_	3	18	V	
Input Pulse Width	twn, twL	5	140	 	ļ —
+TR, -TR, or RESET	_	10 15	80 60	_	ns

TABLE I CD4538B FUNCTIONAL TERMINAL CONNECTIONS

FUNCTIION	1	V _{DD} TO TERM. NO.		V _{ss} TO TERM. NO.		INPUT PULSE TO TERM. NO.		OTHER CONNECTIONS	
	MONO ₁	MONO ₂	MONO ₁	MONO ₂	MONO ₁	MONO ₂	MONO ₁	MONO ₂	
Leading-Edge Trigger/ Retriggerable	3, 5	11, 13			4	12			
Leading-Edge Trigger/ Non-Retriggerable	3	13			4	12	5-7	11-9	
Trailing-Edge Trigger/ Retriggerable	3	13	4	12	5	11			
Trailing-Edge Trigger/ Non-Retriggerable	3	13			5	11	4-6	12-10	

NOTES:

- 1. A RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS AN OUTPUT PULSE WIDTH WHICH IS EXTENDED ONE FULL TIME PERIOD (T) AFTER APPLICATION OF THE LAST TRIGGER PULSE.
- 2. A NON—RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS A TIME PERIOD (T) REFERENCED FROM THE APPLICATION OF THE FIRST TRIGGER PULSE.

INPUT PULSE TRAIN

RETRIGGERABLE MODE PULSE
WIDTH (+TR MODE)

NON-RETRIGGERABLE MODE
PULSE WIDTH
(+TR MODE)

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	со	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C) Values at -55, +25, +125 Apply to D, F, K, H. Pkgs. Values at -40, +25, +85 Apply to E Pkgs.						UNITS
	V ₀ (V)	V _{IN} (V)	V _{DD} (V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.	
	_	0,5	- 5	5	5	150	150		0.04	5	1
Quiescent Device		0,10	10	10	10	300	300	_	0.04	10	1
Current, IDD Max.	_	0,15	15	20	20	600	600		0.04	20	μΑ
	_	0,20	20	100	100	3000	3000	_	0.08	100	1
Outract Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	1
Output Low (Sink)	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	1
Current, lot Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8		1
	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
Output High (Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		1
Current, Ion Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	1
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	1
Outract Valtages	T - T	0,5	5	0.05				0	0.05	1	
Output Voltage:	_	0,10	10		0.05				0	0.05	1
Low-Level, Vol. Max.	_	0,15	15		0.05				0	0.05	1
0.44.1/-14		0,5	5	4.95			4.95	5	_	lv	
Output Voltage:		0,10	10		9.95			9.95	10	<u>'</u> —	7 Y
High-Level, Von Min.	_	0,15	15		14.95			14.95	15	_	1
to and the survivation of	0.5,4.5		5	<u> </u>	1.5 —			l –	1.5		
Input Low Voltage,	1,9		10	Ì		3				3]
V _{IL} Max.	1.5,13.5		15		4			_	4] v	
Input High Voltage,	0.5,4.5	_	5	3.5			3.5		_] "	
	1,9		10	7			7	<u> </u>	_]	
V _{IH} Min.	1.5,13.5	_	15	1	1	1		11	-	_	<u> </u>
Input Current, I _{IN} Max.	_	0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μΑ





Fig. 1 - Logic diagram (½ of device shown).

DYNAMIC ELECTRICAL CHARACTERISTICS, At TA=25°C; Input t,,t;=20 ns, CL=50 pF

CHARACTERISTIC		TEST CONDITIONS		LIMITS			
		V _{DD} (V)	Min.	Тур.	Max.	UNITS	
Transition Time	ttlm, ttml	5	_	100	200		
		10		50	100		
		15	l – .	40	80		
Propagation Delay Time:	t _{PLH} , t _{PHL}	5		300	600	1	
+TR or -TR to Q or Q		10	_	150	300		
		15	l –	100	220	ns	
Reset to Q or Q		5		250	500		
		10	-	125	250	1	
		15	_	95	190		
Minimum Input Pulse Width:	twH, twL	5		80	140	1	
+TR, -TR or Reset		10	1 —	40	80		
		15] _	30	60		
Output Pulse Width - Q or Q:	T	5	57	60.6	64.5		
C _x =0.005 μF, R _x ≈10 KΩ*		10	55	58.9	63.0	μs	
		15	55	59.1	63.5		
C _x =0.1 μF, R _x =100 KΩ		5	9.4	9.97	10.5		
		10	9.4	9.95	10.6	ms	
		15	9.5	10.00	10.6		
C _x =10 μF, R _x =100 KΩ		5	0.95	1.00	1.06	1	
		10	0.95	1.00	1.06	s	
		15	0.96	1.01	1.07		
Pulse Width Match between	100 (T ₁ -T ₂)	5	_	±1			
circuits in same package:	T ₁	10	_	±1	_	%	
C _x =0.1 μF, R _x =100 KΩ	<u> </u>	15	-	±1	_		
Minimum Retrigger Time	t _{rr}	5	0		_		
		10	0	 -	_	ns	
		15	0		-		
Input Capacitance	Cin	Any Input	_	5.0	7.5	pF	

^{*}Note: Minimum R_x value=4 KΩ, minimum C_x value=5000 pF.






Fig. 2 - Typical output low (sink) current characteristics.

Fig. 3 - Minimum output low (sink) current characteristics.




Fig. 4 - Typical output high (source) current characteristics.




Fig. 6 - Typical propagation delay time as a function of load capacitance (+TR or -TR to Q or \overline{Q}).




Fig. 8 - Typical transition time as a function of load capacitance.




Fig. 10 - Typical pulse-width variation as a function of temperature (R_x=100 KΩ, C_x=0.1 μF).




Fig. 5 - Minimum output high (source) current characteristics.




Fig. 7 - Typical propagation delay time as a function of load capacitance (RESET to Q or $\overline{\mathbf{Q}}$).




Fig. 9 - Typical pulse-width variation as a function of supply voltage.




Fig. 11 - Typical pulse-width variation as a function of temperature (R_x=100 KΩ, C_x=5000 pF).





Fig. 12 - Typical total supply current as a function of output duty cycle.



Test any combination of inputs.

Fig. 14 - Input-voltage test circuit.

Power-Down Mode

During a rapid power-down condition, as would occur with a power-supply short circuit or with a poorly filtered power supply, the energy stored in C_x could discharge into Pin 2 or 14. To avoid possible device damage in this mode, when C_x is ≥ 0.5 microfarad, a protection diode with a 1-ampere or higher rating (1N5395 or equivalent) and a separate ground return for C_x should be provided as shown in Fig. 16.




Fig. 16 - Rapid power-down protection circuit.

An alternate protection method is shown in Fig. 17, where a 51-ohm current-limiting resistor is inserted in series with $C_{\rm X}$. Note that a small pulse width decrease will occur however, and $R_{\rm X}$ must be appropriately increased to obtain the originally desired pulse width.




Fig. 17 - Alternate rapid power-down protection circuit.




Fig. 13 - Quiescent device current test circuit.





Fig. 15 - Input-leakage-current test circuit.

9205-27402



Dimensions and pad layout for CD4538BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimension as indicated. Grid graduations are in mils (10⁻³ inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of —3 mils to +16 mils applicable to the nominal dimensions shown.

CD4541B Types

CMOS Programmable Timer

High-Voltage Types (20-Volt Rating)


Features:

- Low symmetrical output resistance, typically 100 Ω at $V_{\text{DD}} = 15 \text{ V}$
- Built-in low-power RC oscillator
- Oscillator frequency range: DC to 100 kHz
- External clock (applied to pin 3) can be used instead of oscillator
- Operates as 2^N frequency divider or as a singletransition timer
- Q/Q select provides output logic level flexibility
- AUTO or MASTER RESET disables oscillator during reset to reduce power dissipation
- Operates with very slow clock rise and fall times

The RCA-CD4541B programmable timer consists of a 16-stage binary counter, an oscillator that is controlled by external R-C components (2 resistors and a capacitor), an automatic power-on reset circuit, and output control logic. The counter increments on positive-edge clock transitions and can also be reset via the MASTER RESET input.

The output from this timer is the Q or \overline{Q} output from the 8th, 10th, 13th, or 16th counter stage. The desired stage is chosen using time-select inputs A and B (see frequency select table). The output is available in either of two modes selectable via the MODE input, pin 10 (see truth table). When this MODE input is a logic "1", the output will be a continuous square wave having a frequency equal to the oscillator frequency divided by 2^N . With the MODE input set to logic "0" and after a MASTER RESET is initiated, the output (assuming Q output has been selected) changes from a low to a high state after 2^{N-1} counts and remains in that state until another MASTER RESET pulse is applied or the MODE input is set to a logic "1".

Timing is initialized by setting the AUTO RESET input (pin 5) to logic "0" and turning power on. If pin 5 is set to logic "1", the AUTO RESET circuit is disabled and counting will not start until after a positive MASTER RESET pulse is applied and returns to a low level. The AUTO RESET con-



- Capable of driving six low power TTL loads, three low-power Schottky loads, or six HTL loads over the rated temperature range
- Symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

sumes an appreciable amount of power and should not be used if low-power operation is desired.

The RC oscillator, shown in Fig. 2, oscillates with a frequency determined by the R-C network and is calculated using:

$$f = \frac{1}{2.3 \; \text{R}_{\text{Tc}} \text{C}_{\text{Tc}}} \qquad \begin{array}{l} \text{where f is between 1 kHz} \\ \text{and 100 kHz} \\ \text{and } R_{\text{s}} \geq 10 \; \text{k}\Omega \; \text{and} \approx 2 \text{R}_{\text{Tc}} \end{array}$$

The CD4541B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

FREQUENCY SELECTION TABLE

A	B_	No. of Stages N	Count 2 ^N
0	0	13	8192
0	11	10	1024
1	0	8	256
1	1	16	65536

TRUTH TABLE

DIN	STATE						
PIN	0	1					
5	Auto Reset On	Auto Reset Disable					
6	Master Reset Off	Master Reset On					
9	Output Initially Low After Reset (Q)	Output Initially High After Reset (Q)					
10	Single Transition Mode	Recycle Mode					