


CDM53128



TERMINAL ASSIGNMENT

CMOS 16,384-Word by 8-Bit LSI Static ROM

Features:

- Asynchronous operation
- Fast access time - 250 ns max.
- Low standby and operating power - $I_{SBY2}=2 \mu A$ typical
- $I_{OPER2}=10 mA$ max. at $t_{CYC}=1 \mu s$;
=30 mA max. at $t_{CYC}=250 ns$
- Automatic power-down
- Mask-programmable chip enables and output enable
- TTL input and output compatible
- 28-pin JEDEC standard pin out

The RCA-CDM53128 is a 131,072-bit asynchronous mask-programmable CMOS READ-ONLY memory organized as 16,384 eight-bit words. The CDM53128 is designed to be used with a wide range of general-purpose microprocessor systems, including the RCA CDP1800 series system. Two chip-enable inputs and an output enable function are provided for memory expansion and output buffer control. Either chip enable (CE1 or CE2) can gate the address and output buffers and power down the chip to the standby

mode. The output enable (OE) controls the output buffers to eliminate bus contention. The polarity of each chip enable and the output enable are user mask-programmable.

The CDM53128 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix), and in 28-lead dual-in-line plastic (E suffix) packages.




Fig. 1 - Functional block diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}) (Voltage referenced to V_{SS} terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to $V_{DD} + 0.5$ V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$	100 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE D	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E	-40 to $+85^\circ\text{C}$
STORAGE-TEMPERATURE RANGE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s maximum	$+265^\circ\text{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS ALL TYPES			UNITS
		Min.	Typ.*	Max.	
Average Operating Device Current ^a	$I_{\text{OPER1}}^{\text{d}}$ $V_{\text{IN}} = V_{\text{IL}}, V_{\text{IH}}; \text{CE1 and CE2} = V_{\text{IH}}; (\text{CE1 and CE2} = V_{\text{IL}})$ $t_{\text{cyc}} = 1 \mu\text{s}$ $t_{\text{cyc}} = 250 \text{ ns}$	—	—	15	mA
		—	—	35	
	$I_{\text{OPER2}}^{\text{e}}$ $V_{\text{IN}} = 0.2 \text{ V}, V_{\text{DD}} - 0.2 \text{ V};$ $\text{CE1 \& CE2} = V_{\text{DD}} - 0.2 \text{ V};$ $(\text{CE1 \& CE2} = 0.2 \text{ V})$ $t_{\text{cyc}} = 1 \mu\text{s}$ $t_{\text{cyc}} = 250 \text{ ns}$	—	5 15	10 30	
DC Active Device Current ^b	$I_{\text{ACT1}}^{\text{d}}$ $V_{\text{IN}} = V_{\text{IL}}, V_{\text{IH}}; \text{CE1 and CE2} = V_{\text{IH}}; (\text{CE1 and CE2} = V_{\text{IL}})$	—	—	15	mA
	$I_{\text{ACT2}}^{\text{e}}$ $V_{\text{IN}} = 0.2 \text{ V}, V_{\text{DD}} - 0.2 \text{ V};$ $\text{CE1 \& CE2} = V_{\text{DD}} - 0.2 \text{ V};$ $(\text{CE1 \& CE2} = 0.2 \text{ V})$	—	—	50	μA
Standby Device Current ^c	$I_{\text{SBY1}}^{\text{d}}$ $V_{\text{IN}} = V_{\text{IL}}, V_{\text{IH}}; \text{CE1 or CE2} = V_{\text{IL}}; (\text{CE1 or CE2} = V_{\text{IH}})$	—	—	3	mA
	$I_{\text{SBY2}}^{\text{e}}$ $V_{\text{IN}} = 0.2 \text{ V}, V_{\text{DD}} - 0.2 \text{ V};$ $\text{CE1 or CE2} = 0.2 \text{ V};$ $(\text{CE1 or CE2} = V_{\text{DD}} - 0.2 \text{ V})$	—	2	50	μA
Output Voltage Low-Level	V_{OL} $I_{\text{OL}} = 3.2 \text{ mA}$	—	—	0.4	V
Output Voltage High-Level	V_{OH} $I_{\text{OH}} = -3.2 \text{ mA}$	2.4	—	—	
Input Low Voltage	V_{IL}	—	—	0.8	
Input High Voltage	V_{IH}	—	2.2	—	
Input Leakage Current (Any Input)	I_{IN} $V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{DD}}$	—	—	± 1	μA
3-State Output Leakage Current	I_{OUT} $V_{\text{SS}} \leq V_{\text{OUT}} \leq V_{\text{DD}}$	—	—	± 1	
Input Capacitance	C_{IN} $f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$	—	5	10	pF
Output Capacitance	C_{OUT} $f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$	—	6	12	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .^aAddress inputs toggling, chip enabled, outputs open circuit.^bInputs stable, chip enabled, outputs open circuit.^cIndependent of address input activity, chip disabled.^dTTL inputs.^eCMOS inputs.

CDM53128


RECOMMENDED OPERATING CONDITIONS at $T_A = -40$ to $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	V_{SS}	V_{DD}	

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$,
 Input $t_r, t_f = 10\text{ ns}$; $C_L = 100\text{ pF}$, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V

CHARACTERISTIC		LIMITS		UNITS
		Min.	Max.	
Address Access Time	t_{AVQV}	—	250	ns
Chip Enable to Output Active	t_{EVQX}	0	—	
Output Enable to Output Active	t_{GVQX}	0	—	
Chip Enable Access	t_{EVQV}	—	250	
Output Enable to Output Valid	t_{GVQV}	—	90	
Data Hold After Address	t_{AXQX}	10	—	
Chip Disable to Output High Z	t_{EXQZ}	—	90	
Output Disable to Output High Z	t_{GXQZ}	—	70	
Cycle Time	t_{CYC}	250	—	



- NOTES:**
- (1) Assumes t_{GVQV} & t_{EVQV} are satisfied.
 - (2) Output Active requires both Chip Enables & Output Enable Active.
 - (3) Assumes t_{AVQV} & t_{GVQV} are satisfied.
 - (4) Assumes t_{AVQV} & t_{EVQV} are satisfied.
 - (5) Either Invalid Chip Enable or Output Enable causes Output High Z.
 - (6) Generates 10 ns Valid Output Pulses (i.e., $t_{CYC} - t_{AVQV} + t_{AXQX}$)

92CM-36407R1

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

Fig. 2 - Timing waveforms.




Fig. 3 - Typical CDP1800 series microprocessor system.

Decoupling Capacitors

The CDM53128 operates with a low average dc power supply current that varies with cycle time. However, the CDM53128 is a large ROM with many internal nodes. Pre-charging of selected nodes during portions of the memory cycle results in short duration peak currents that can be much higher than the average dc value. The rise and fall

times of the peak current pulses can have a value sufficient to generate unwanted system noise components. To minimize or eliminate the effects of the current spikes, a 0.1- μ F ceramic decoupling capacitor is recommended between the V_{DD} and V_{SS} pins of every ROM device.