


CDM53256



CMOS 32,768-Word by 8-Bit LSI Static ROM

Features:

- Asynchronous operation
- Fast access time - 250 ns max.
- Low standby and operating power - $I_{SBY2} = 2 \mu A$ typical
 $I_{OPER2} = 12 \text{ mA max. at } t_{cyc} = 1 \mu s$
 $= 36 \text{ mA max. at } t_{cyc} = 250 \text{ ns}$
- Automatic power down
- Mask-programmable chip enable and output enable
- TTL input and output compatible
- 28-pin JEDEC standard pin out: Pin compatible with the 27256 EPROM

The RCA-CDM53256 is a 262,144-bit asynchronous mask-programmable, CMOS READ-ONLY memory organized as 32,768 eight-bit words. The CDM53256 is designed to be used with a wide range of general-purpose microprocessor systems, including the RCA CDP1800 series system. One chip enable input and an output enable function are provided for memory expansion and output buffer control. Chip enable (CE) gates the address and output buffers and powers down the chip to the standby mode. The output

enable (OE) controls the output buffers to eliminate bus contention. The polarities of the chip enable and the output enable are user mask-programmable.

The CDM53256 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix), in 28-lead dual-in-line plastic (E suffix) and in 28-lead small-outline (SO) plastic (M suffix) packages.




Fig. 1 - Functional block diagram.

CDM53256

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V _{DD}) (Voltage referenced to V _{SS} terminal)	-0.5 to +7V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V _{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE D)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +85°C (PACKAGE TYPE M)*	425 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE D	-55 to +125°C
PACKAGE TYPE E and M	-40 to +85°C
STORAGE-TEMPERATURE RANGE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s maximum	+265°C

*Printed-circuit board mount: 57 mm x 57 mm minimum area x 1.6 mm thick G10 epoxy glass, or equivalent.

RECOMMENDED OPERATING CONDITIONS at T_A = -40 to +85°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	V _{SS}	V _{DD}	

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, V_{DD} = 5 V ± 10%, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS ALL TYPES			UNITS
		Min.	Typ.*	Max.	
Average Operating Device Current ^a	V _{IN} = V _{IL} , V _{IH} , CE = V _{IH} , (CE = V _{IL}) t _{cyc} = 1 μs	—	—	16	mA
	t _{cyc} = 250 ns	—	—	40	
	V _{IN} = 0.2 V, V _{DD} -0.2 V; CE = V _{DD} -0.2 V; (CE = 0.2 V) t _{cyc} = 1 μs	—	—	12	
	t _{cyc} = 250 ns	—	—	36	
DC Active Device Current ^b	I _{ACT1} ^d V _{IN} = V _{IL} , V _{IH} ; CE = V _{IH} , (CE = V _{IL})	—	—	15	mA
	I _{ACT2} ^e V _{IN} = 0.2 V, V _{DD} -0.2 V; CE = V _{DD} -0.2 V, (CE = 0.2 V)	—	—	50	μA
Standby Device Current ^c	I _{SBY1} ^d V _{IN} = V _{IL} , V _{IH} , CE = V _{IL} , (CE = V _{IH})	—	—	1.5	mA
	I _{SBY2} ^e V _{IN} = 0.2 V, V _{DD} -0.2 V; CE = 0.2 V, (CE = V _{DD} -0.2 V)	—	2	50	μA
Output Voltage Low-Level	V _{OL} I _{OL} = 3.2 mA	—	—	0.4	V
Output Voltage High-Level	V _{OH} I _{OH} = -3.2 mA	2.4	—	—	
Input Low Voltage	V _{IL} —	—	—	0.8	
Input High Voltage	V _{IH} —	2.2	—	—	
Input Leakage Current (Any Input)	I _{IN} V _{SS} ≤ V _{IN} ≤ V _{DD}	—	—	±1	μA
3-State Output Leakage Current	I _{OUT} V _{SS} ≤ V _{OUT} ≤ V _{DD}	—	—	±1	
Input Capacitance	C _{IN} f = 1 MHz, T _A = 25°C	—	5	10	pF
Output Capacitance	C _{OUT} f = 1 MHz, T _A = 25°C	—	6	12	

*Typical values are for T_A = 25°C and nominal V_{DD}.

^aAddress inputs toggling, chip enabled, outputs open circuit.

^bInputs stable, chip enabled, outputs open circuit.

^cIndependent of address input activity, chip disabled.

^dTTL inputs.


^eCMOS inputs.



CDM53256

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD = 5 V ± 10%,
 Input tr, tr = 10 ns; CL = 100 pF, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V

CHARACTERISTICS		LIMITS		UNITS
		Min.	Max.	
Address access time	tAVQV	—	250	ns
Chip enable to output active	tEVQX	0	—	
Output enable to output active	tGVQX	0	—	
Chip enable access	tEVQV	—	250	
Output enable to output valid	tGVQV	—	90	
Data hold after address	tAXQX	10	—	
Chip disable to output high Z	tEXQZ	—	90	
Output disable to output high Z	tGXQZ	—	70	
Cycle time	tCYC	250	—	



- NOTES:**
- (1) Assumes tGVQV & tEVQV are satisfied.
 - (2) Output Active requires both Chip Enable & Output Enable Active.
 - (3) Assumes tAVQV & tGVQV are satisfied.
 - (4) Assumes tAVQV & tEVQV are satisfied.
 - (5) Either Invalid Chip Enable or Output Enable causes Output High Z
 - (6) Generates 10 ns Valid Output Pulses (i.e., tCYC - tAVQV - tAXQX)

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

92CM-36238

Fig. 2 - Timing waveforms.


APPLICATION INFORMATION

Fig. 3 - Typical CDP1800 series microprocessor system.

Decoupling Capacitors

The CDM53256 operates with a low average dc power supply current that varies with cycle time. However, CDM53256 is a large ROM with many internal nodes. Precharging of selected nodes during portions of the memory cycle results in short duration peak currents that

can be much higher than the average dc value. The rise and fall times of the peak current pulses can have a value sufficient to generate unwanted system noise components. To minimize or eliminate the effects of the current spikes, a 0.1 μF ceramic decoupling capacitor is recommended between the VDD and VSS pins of every ROM device.