

CDM53256

HAS T-2523725 T-4302271 0023725 T-4302271

NC	1	28	V _{DD}
A ₁₂	2	27	A ₁₄
A ₇	3	26	A ₁₃
A ₆	4	25	A ₈
A ₅	5	24	A ₉
A ₄	6	23	A ₁₁
A ₃	7	22	OE/OE*
A ₂	8	21	A ₁₀
A ₁	9	20	CE/CE
A ₀	10	19	Q ₇
Q ₀	11	18	Q ₆
Q ₁	12	17	Q ₅
Q ₂	13	16	Q ₄
V _{SS}	14	15	Q ₃

TOP VIEW
TERMINAL ASSIGNMENT
92CS-36224

CMOS 32,768-Word by 8-Bit LSI Static ROM


Features:

- Asynchronous operation
- Fast access time - 250 ns max.
- Low standby and operating power
 - $I_{S\bar{V}2} = 2 \mu A$ typical
 - $I_{OPE\bar{R}2} = 12 mA$ max. at $t_{cyc} = 1 \mu s$
 - = 36 mA max. at $t_{cyc} = 250$ ns
- Automatic power down
- Mask-programmable chip enable and output enable
- TTL input and output compatible
- 28-pin JEDEC standard pin out: Pin compatible with the 27256 EPROM

The RCA-CDM53256 is a 262,144-bit asynchronous mask-programmable, CMOS READ-ONLY memory organized as 32,768 eight-bit words. The CDM53256 is designed to be used with a wide range of general-purpose microprocessor systems, including the RCA CDP1800 series system. One chip enable input and an output enable function are provided for memory expansion and output buffer control. Chip enable (CE) gates the address and output buffers and powers down the chip to the standby mode. The output

enable (OE) controls the output buffers to eliminate bus contention. The polarities of the chip enable and the output enable are user mask-programmable.

The CDM53256 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix), in 28-lead dual-in-line plastic (E suffix) and in 28-lead small-outline (SO) plastic (M suffix) packages.



File Number 1453

CDM53256

T 46-13-15

HAS 0023726 1

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}) (Voltage referenced to V_{SS} terminal)	-0.5 to +7V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V_{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P_D):	

For $T_A = -40$ to $+60^\circ C$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ C$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ C$ to 300 mW
For $T_A = -55$ to $+100^\circ C$ (PACKAGE TYPE D)	500 mW
For $T_A = +100$ to $+125^\circ C$ (PACKAGE TYPE D)	Derate Linearly at 8 mW/ $^\circ C$ to 300 mW
For $T_A = -40$ to $+85^\circ C$ (PACKAGE TYPE M)*	425 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$	100 mW
---	--------

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D	-55 to $+125^\circ C$
PACKAGE TYPE E and M	-40 to $+85^\circ C$

STORAGE-TEMPERATURE RANGE (T_{STG})	-65 to $+150^\circ C$
---	-----------------------

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s maximum	$+265^\circ C$
--	----------------

*Printed-circuit board mount: 57 mm x 57 mm minimum area x 1.6 mm thick G10 epoxy glass, or equivalent.

RECOMMENDED OPERATING CONDITIONS at $T_A = -40$ to $+85^\circ C$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	V_{SS}	V_{DD}	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ C$, $V_{DD} = 5$ V $\pm 10\%$, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS ALL TYPES			UNITS
		Min.	Typ.*	Max.	
Average Operating Device Current ^a	$V_{IN} = V_{IL}, V_{IH}; CE = V_{IH}; (\overline{CE} = V_{IL})$	—	—	16	mA
	$t_{cyc} = 1 \mu s$	—	—	40	
IOPER2 ^e	$V_{IN} = 0.2$ V, $V_{DD} = 0.2$ V; $CE = V_{DD} - 0.2$ V; $(\overline{CE} = 0.2$ V) $t_{cyc} = 1 \mu s$	—	—	12	
	$t_{cyc} = 250$ ns	—	—	36	
DC Active Device Current ^b	$V_{IN} = V_{IL}, V_{IH}; CE = V_{IH}; (\overline{CE} = V_{IL})$	—	—	15	mA
	$V_{IN} = 0.2$ V, $V_{DD} = 0.2$ V; $CE = V_{DD} - 0.2$ V; $(\overline{CE} = 0.2$ V) $t_{cyc} = 250$ ns	—	—	50	
Standby Device Current ^c	$V_{IN} = V_{IL}, V_{IH}; CE = V_{IL}; (\overline{CE} = V_{IH})$	—	—	1.5	mA
	$V_{IN} = 0.2$ V, $V_{DD} = 0.2$ V; $CE = 0.2$ V; $(\overline{CE} = 0.2$ V)	—	2	50	
Output Voltage Low-Level	V_{OL}	$I_{OL} = 3.2$ mA	—	0.4	V
Output Voltage High-Level	V_{OH}	$I_{OH} = -3.2$ mA	2.4	—	
Input Low Voltage	V_{IL}	—	—	0.8	
Input High Voltage	V_{IH}	—	2.2	—	
Input Leakage Current (Any Input)	I_{IN}	$V_{SS} \leq V_{IN} \leq V_{DD}$	—	± 1	μA
3-State Output Leakage Current	I_{OUT}	$V_{SS} \leq V_{OUT} \leq V_{DD}$	—	± 1	
Input Capacitance	C_{IN}	$f = 1$ MHz, $T_A = 25^\circ C$	—	5	10
Output Capacitance	C_{OUT}	$f = 1$ MHz, $T_A = 25^\circ C$	—	6	12

^aTypical values are for $T_A = 25^\circ C$ and nominal V_{DD} .^bAddress Inputs toggling, chip enabled, outputs open circuit.^cInputs stable, chip enabled, outputs open circuit.^dIndependent of address input activity, chip disabled.^eTTL inputs.^fCMOS inputs.


HARRIS SEMICONDUCTOR SECTOR 37E D 6

CDM53256

T 46-13-15

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, V_{DD} = 5 V ± 10%,
 Input t_r, t_f = 10 ns; CL = 100 pF, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V

CHARACTERISTICS	LIMITS		UNITS
	Min.	Max.	
Address access time	t _{AVQV}	—	ns
Chip enable to output active	t _{EVQX}	0	
Output enable to output active	t _{GVQX}	0	
Chip enable access	t _{EVQV}	—	
Output enable to output valid	t _{GVQV}	—	
Data hold after address	t _{AXQX}	10	
Chip disable to output high Z	t _{EXQZ}	—	
Output disable to output high Z	t _{GXQZ}	—	
Cycle time	t _{CYC}	250	



NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

92CM-36238

Fig. 2 - Timing waveforms.

CDM53256

T 46/3.15

APPLICATION INFORMATION




Fig. 3 - Typical CDP1800 series microprocessor system.

Decoupling Capacitors

The CDM53256 operates with a low average dc power supply current that varies with cycle time. However, CDM53256 is a large ROM with many internal nodes. Precharging of selected nodes during portions of the memory cycle results in short duration peak currents that

can be much higher than the average dc value. The rise and fall times of the peak current pulses can have a value sufficient to generate unwanted system noise components. To minimize or eliminate the effects of the current spikes, a $0.1 \mu F$ ceramic decoupling capacitor is recommended between the VDD and Vss pins of every ROM device.

6

HARRIS SEMICONDUCTOR SECTOR

37E D ■ 4302271 0023728 5 ■ HAS