

T-46-13 -15

HAS  
4302271 0023725 T

CDM53256

CMOS 32,768-Word by 8-Bit LSI Static ROM

NC	1	28	VDD
A12	2	27	A14
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	OE/OE
A2	8	21	A10
A1	9	20	CE/CE
A0	10	19	Q7
Q0	11	18	Q6
Q1	12	17	Q5
Q2	13	16	Q4
VSS	14	15	Q3

TOP VIEW 92CS-36224

TERMINAL ASSIGNMENT


Features:

- Asynchronous operation
- Fast access time - 250 ns max.
- Low standby and operating power -  
 $I_{SBY2} = 2 \mu A$  typical  
 $I_{OPER2} = 12 mA$  max. at  $t_{cyc} = 1 \mu s$   
 $= 36 mA$  max. at  $t_{cyc} = 250 ns$
- Automatic power down
- Mask-programmable chip enable and output enable
- TTL input and output compatible
- 28-pin JEDEC standard pin out: Pin compatible with the 27256 EPROM

The RCA-CDM53256 is a 262,144-bit asynchronous mask-programmable, CMOS READ-ONLY memory organized as 32,768 eight-bit words. The CDM53256 is designed to be used with a wide range of general-purpose microprocessor systems, including the RCA CDP1800 series system. One chip enable input and an output enable function are provided for memory expansion and output buffer control. Chip enable (CE) gates the address and output buffers and powers down the chip to the standby mode. The output

enable (OE) controls the output buffers to eliminate bus contention. The polarities of the chip enable and the output enable are user mask-programmable.

The CDM53256 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix), in 28-lead dual-in-line plastic (E suffix) and in 28-lead small-outline (SO) plastic (M suffix) packages.



HARRIS SEMICONDUCTOR

37E D

File Number 1453

www.DataSheet4U.com

CDM53256

T-46-13-15

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ) (Voltage referenced to V <sub>SS</sub> terminal)	-0.5 to +7V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (P <sub>D</sub> ):	
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE D)	500 mW
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 8 mW/°C to 300 mW
For T <sub>A</sub> = -40 to +85°C (PACKAGE TYPE M)*	425 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ):	
PACKAGE TYPE D	-55 to +125°C
PACKAGE TYPE E and M	-40 to +85°C
STORAGE-TEMPERATURE RANGE (T <sub>stg</sub> )	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s maximum	+265°C

\*Printed-circuit board mount: 57 mm x 57 mm minimum area x 1.6 mm thick G10 epoxy glass, or equivalent.

RECOMMENDED OPERATING CONDITIONS at T<sub>A</sub> = -40 to +85°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	

STATIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 5 V ± 10%, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS ALL TYPES			UNITS	
		Min.	Typ.*	Max.		
Average Operating Device Current <sup>a</sup>	V <sub>IN</sub> = V <sub>IL</sub> , V <sub>IH</sub> ; CE = V <sub>IH</sub> ; (CE = V <sub>IL</sub> )	t <sub>cy</sub> = 1 μs	—	—	16	mA
		t <sub>cy</sub> = 250 ns	—	—	40	
	V <sub>IN</sub> = 0.2 V, V <sub>DD</sub> -0.2 V; CE = V <sub>DD</sub> -0.2 V; (CE = 0.2 V)	t <sub>cy</sub> = 1 μs	—	—	12	
		t <sub>cy</sub> = 250 ns	—	—	36	
DC Active Device Current <sup>b</sup>	V <sub>IN</sub> = V <sub>IL</sub> , V <sub>IH</sub> ; CE = V <sub>IH</sub> ; (CE = V <sub>IL</sub> )	—	—	15	mA	
	V <sub>IN</sub> = 0.2 V, V <sub>DD</sub> -0.2 V; CE = V <sub>DD</sub> -0.2 V; (CE = 0.2 V)	—	—	50	μA	
Standby Device Current <sup>c</sup>	V <sub>IN</sub> = V <sub>IL</sub> , V <sub>IH</sub> ; CE = V <sub>IL</sub> ; (CE = V <sub>IH</sub> )	—	—	1.5	mA	
	V <sub>IN</sub> = 0.2 V, V <sub>DD</sub> -0.2 V; CE = 0.2 V; (CE = V <sub>DD</sub> -0.2 V)	—	2	50	μA	
Output Voltage Low-Level	VOL	IOL = 3.2 mA	—	—	0.4	V
Output Voltage High-Level	VOH	IOH = -3.2 mA	2.4	—	—	
Input Low Voltage	VIL	—	—	—	0.8	
Input High Voltage	VIH	—	2.2	—	—	
Input Leakage Current (Any Input)	IIN	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	—	—	±1	μA
3-State Output Leakage Current	IOUT	V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub>	—	—	±1	
Input Capacitance	CIN	f = 1 MHz, T <sub>A</sub> = 25°C	—	5	10	pF
Output Capacitance	COUT	f = 1 MHz, T <sub>A</sub> = 25°C	—	6	12	

\*Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.

<sup>a</sup>Address inputs toggling, chip enabled, outputs open circuit.

<sup>b</sup>Inputs stable, chip enabled, outputs open circuit.

<sup>c</sup>Independent of address input activity, chip disabled.

<sup>d</sup>TTL inputs.

<sup>e</sup>CMOS inputs.

HAS J 92E200 1220E4 37E D HARRIS SEMICONDUCTOR SECTOR




Read-Only Memories (ROMs)

**CDM53256**

T 46-13-15

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD = 5 V ± 10%,  
Input tr, tf = 10 ns; CL = 100 pF, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V

CHARACTERISTICS		LIMITS		UNITS
		Min.	Max.	
Address access time	tAVQV	—	250	ns
Chip enable to output active	tEVQX	0	—	
Output enable to output active	tGVQX	0	—	
Chip enable access	tEVQV	—	250	
Output enable to output valid	tGVQV	—	90	
Data hold after address	tAXQX	10	—	
Chip disable to output high Z	tEXQZ	—	90	
Output disable to output high Z	tGXQZ	—	70	
Cycle time	tCYC	250	—	



- NOTES:
- (1) Assumes tGVQV & tEVQV are satisfied.
  - (2) Output Active requires both Chip Enable & Output Enable Active.
  - (3) Assumes tAVQV & tGVQV are satisfied.
  - (4) Assumes tAVQV & tEVQV are satisfied.
  - (5) Either Invalid Chip Enable or Output Enable causes Output High Z
  - (6) Generates 10 ns Valid Output Pulses (i.e., tCYC-tAVQV-tAXQX)

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

92CM-36238

Fig. 2 - Timing waveforms.

