


CDP1823, CDP1823C



128-Word x 8-Bit Static Random-Access Memory

Features:

- **Fast access time:**
 450 ns at $V_{DD} = 5 V$;
 250 ns at $V_{DD} = 10 V$
- **Common data inputs and outputs**
- **Multiple-chip select inputs to simplify memory system expansion**

TERMINAL ASSIGNMENT

The RCA-CDP1823 and CDP1823C are 128-word by 8-bit CMOS SOS static random-access memories. These memories are compatible with general-purpose microprocessors. The two memories are functionally identical. They differ in that the CDP1823 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1823C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1823 memory has 8 common data input and data output terminals for direct connection to a bidirectional data bus and is operated from a single voltage supply. Five chip-select inputs are provided to simplify memory-system expansion. In order to enable the CDP1823, the chip-select inputs CS2, CS3, and CS5 require a low input signal, and

the chip-select inputs CS1 and CS4 require a high input signal.

The MRD signal enables all 8 output drivers when in the low state and should be in a high state during a write cycle.

After valid data appear at the output, the address inputs may be changed immediately. Output data will be valid until either the MRD signal goes high, the device is deselected, or t_{AA} (access time) after address changes.

The CDP1823 and CDP1823C are supplied in hermetic 24-lead dual-in-line ceramic packages (D suffix), and in 24-lead dual-in-line plastic packages (E suffix).

OPERATIONAL MODES

Function	MRD	MWR	CS1	CS2	CS3	CS4	CS5	Bus Terminal State Storage State of Addressed Word
READ	0	X	1	0	0	1	0	Input High-Impedance
WRITE	1	0	1	0	0	1	0	High-Impedance
STAND-BY (ACTIVE)	1	1	1	0	0	1	0	High-Impedance
NOT SELECTED	X	X	0	X	X	X	X	High-Impedance
	X	X	X	1	X	X	X	
	X	X	X	X	1	X	X	
	X	X	X	X	X	0	X	
	X	X	X	X	X	X	1	

Logic 1 = High Logic 0 = Low X = Don't Care

CDP1823, CDP1823C

OPERATING CONDITIONS at T_A = FULL PACKAGE-TEMPERATURE RANGE

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1823D		CDP1823CD		
	Min.	Max.	Min.	Max.	
Supply-Voltage Range	4	10.5	4	6.5	V
Recommended Input Voltage Range	V _{SS}	V _{DD}	V _{SS}	V _{DD}	V

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(All voltage values referenced to V_{SS} terminal)

CDP1823 -0.5 to +11 V

CDP1823C -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} + 0.5 V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

OPERATING-TEMPERATURE RANGE (T_A):

CERAMIC PACKAGES (D SUFFIX TYPES) -55 to +125°C

PLASTIC PACKAGES (E SUFFIX TYPES) -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. + 265°C

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to + 85°C, Except as noted

CHARACTERISTICS	TEST CONDITIONS			LIMITS						UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP1823			CDP1823C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, I _{DD}	—	0.5	5	—	—	500	—	—	500	μA
Output Voltage: Low-Level, V _{OL}	—	0.5	5	—	0	0.1	—	0	0.1	V
	—	0.10	10	—	0	0.1	—	—	—	
High-Level, V _{OH}	—	0.5	5	4.9	5	—	4.9	5	—	V
	—	0.10	10	9.9	10	—	—	—	—	
Input Low Voltage, V _{IL}	0.5,4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5,9.5	—	10	—	—	3	—	—	—	
Input High Voltage, V _{IH}	0.5,4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5,9.5	—	10	7	—	—	—	—	—	
Output Low (Sink) Current, I _{OL}	0.4	0.5	5	2	4	—	2	4	—	mA
	0.5	0.10	10	4.5	9	—	—	—	—	
Output High (Source) Current, I _{OH}	4.6	0.5	5	-1	-2	—	-1	-2	—	mA
	9.5	0.10	10	-2.2	-4.4	—	—	—	—	
Input Current, I _{IN}	Any Input	0.5	5	—	—	±5	—	—	±5	μA
	—	0.10	10	—	—	±10	—	—	—	
3-State Output Leakage Current, I _{OUT}	0.5	0.5	5	—	—	±5	—	—	±5	μA
	0.10	0.10	10	—	—	±10	—	—	—	
Operating Current, I _{DD1} †	—	0.5	5	—	4	8	—	4	8	mA
	—	0.10	10	—	8	16	—	—	—	
Input Capacitance, C _{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, C _{OUT}	—	—	—	—	10	15	—	10	15	pF

†Outputs open circuited; cycle time = 1 μs.

*Typical values are for T_A = 25°C and nominal V_{DD}.

5

CDP1823, CDP1823C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85$ °C, $V_{DD} \pm 5\%$,
 $t_r, t_f = 20$ ns, $C_L = 100$ pF.

CHARACTERISTIC	VDD (V)	LIMITS						UNITS
		CDP1823			CDP1823C			
		Min. †	Typ.*	Max.	Min. †	Typ.*	Max.	
Read Cycle (See Fig. 1)								
Access Time From Address Change, t_{AA}	5	—	275	450	—	275	450	ns
Access Time From Chip Select, t_{DOA}	10	—	150	250	—	—	—	
MRD to Output Active, t_{AM}	5	—	150	250	—	150	250	
Data Hold Time After Read, t_{DOH}	10	25	50	75	25	50	75	
	5	25	50	75	25	50	75	
	10	15	25	40	—	—	—	
	10	—	100	150	—	—	—	

*Typical values are at $T_A = 25$ °C and nominal voltage.

†Time required by a limit device to allow for the indicated function.




Fig. 1 - Read cycle timing diagram.

CDP1823, CDP1823C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$,
 $t_r, t_f = 20$ ns, $C_L = 100$ pF.

CHARACTERISTIC	V _{DD} (V)	LIMITS						UNITS
		CDP1823			CDP1823C			
		Min.†	Typ.*	Max.	Min.†	Typ.*	Max.	
Write Cycle (See Fig. 2)								
Write Recovery, t _{WR}	5	75	—	—	75	—	—	ns
	10	50	—	—	—	—	—	
Write Cycle, t _{WC}	5	400	—	—	400	—	—	
	10	225	—	—	—	—	—	
Write Pulse Width, t _{WRW}	5	200	—	—	200	—	—	
	10	100	—	—	—	—	—	
Address Setup Time, t _{AS}	5	125	—	—	125	—	—	
	10	75	—	—	—	—	—	
Data Setup Time, t _{DS}	5	100	—	—	100	—	—	
	10	75	—	—	—	—	—	
Data Hold Time From MWR, t _{DH}	5	75	—	—	75	—	—	
	10	50	—	—	—	—	—	

*Typical values are at $T_A = 25^\circ\text{C}$ and nominal voltage.

†Time required by a limit device to allow for the indicated function.

5





Fig. 2 - Write cycle timing diagram.

CDP1823, CDP1823C

DATA RETENTION CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$; see Fig. 3


CHARACTERISTIC	TEST CONDITIONS		LIMITS						UNITS
	V_{DR} (V)	V_{DD} (V)	CDP1823			CDP1823C			
			Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Min. Data Retention Voltage, V_{DR}	—	—	—	1.5	2	—	1.5	2	V
Data Retention Quiescent Current, I_{DD}	2	—	—	30	100	—	30	100	μA
Chip Deselect to Data Retention Time, t_{CDR}	—	5	600	—	—	600	—	—	ns
	—	10	300	—	—	—	—	—	
Recovery to Normal Operation Time, t_{RC}	—	5	600	—	—	600	—	—	ns
	—	10	300	—	—	—	—	—	
V_{DD} to V_{DR} Rise and Fall Time t_r, t_f	2	5	1	—	—	1	—	—	μs

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



92CS-30805RI

Fig. 3 - Low V_{DD} data retention timing waveforms.



92CS-28953

Functional Diagram

Fig. 4 - Functional diagram.

CDP1823, CDP1823C




Fig. 5 - CDP1823 (128 x 8) minimum system (128 x 8)