


CDP1824, CDP1824C**32-Word x 8-Bit Static
Random-Access Memory****Features:**

- Access time:
710 ns at $V_{DD}=5$ V,
320 ns at $V_{DD}=10$ V
- No precharge or clock required

Terminal Assignment

The RCA-CDP1824 and CDP1824C types are 32-word x 8-bit fully static CMOS random-access memories for use in CDP1800 series microprocessor systems. These parts are compatible with the CDP1802 microprocessor and will interface directly without additional components.

The CDP1824 is fully decoded and does not require a precharge or clocking signal for proper operation. It has common input and output and is operated from a single voltage supply. The MRD signal (output disable control)

enables the three-state output drivers, and overrides the MWR signal. A CS input is provided for memory expansion.

The CDP1824C is functionally identical to the CDP1824. The CDP1824 has an operating range of 4 to 10.5 volts, and the CDP1824C has an operating voltage range of 4 to 6.5 volts. The CDP1824 and CDP1824C types are supplied in 18-lead hermetic dual-in-line ceramic packages (D suffix) and in 18-lead dual-in-line plastic packages (E suffix).

OPERATIONAL MODES

Function	CS	MRD	MWR	Data Pins Status
READ	0	0	X	Output: High/ Low Dependent on Data
WRITE	0	1	0	Input: Output Disabled
Not Selected	1	X	X	Output Disabled: High- Impedance State
Standby	0	1	1	

Logic 1 = High Logic 0 = Low X = Don't Care

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})
(All voltage values referenced to V_{SS} terminal)

CDP1824	CDP1824C	-0.5 to +11 V
CDP1824C	CDP1824C	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} , +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

OPERATING-TEMPERATURE RANGE (T_A).

CERAMIC PACKAGES (D SUFFIX TYPES)	-55 to +125°C
---	---------------

PLASTIC PACKAGES (E SUFFIX TYPES)	-40 to +85°C
---	--------------

STORAGE TEMPERATURE RANGE (T_{Stg})	-65 to +150°C
---	---------------

LEAD TEMPERATURE (DURING SOLDERING)

At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
--	--------

CDP1824, CDP1824COPERATING CONDITIONS at T_A = Full Package-Temperature Range

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITIONS		LIMITS				UNITS	
	V_{DD} (V)		CDP1824D CDP1824E		CDP1824CD CDP1824CE			
			Min.	Max.	Min.	Max.		
Supply-Voltage Range	—		4	10.5	4	6.5	V	
Recommended Input Voltage Range	—		V_{SS}	V_{DD}	V_{SS}	V_{DD}	V	
Input Signal Rise or Fall Time, t_r, t_f	5	—	5	—	5	—	μs	
	10	—	2	—	—	—		

▲ Input signal rise or fall times longer than these maxima can cause loss of stored data in either the selected or deselected mode.

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, Except as noted

CHARACTERISTICS	TEST CONDITIONS			LIMITS						UNITS	
	V_o (V)	V_{IN} (V)	V_{DD} (V)	CDP1824			CDP1824C				
				Min.	Typ.*	Max.	Min.	Typ.*	Max.		
Quiescent Device Current, I_{DD}	—	—	5	—	25	50	—	100	200	μA	
	—	—	10	—	250	500	—	—	—		
Output Voltage: Low-Level, V_{OL}	—	0.5	5	—	0	0.1	—	0	0.1	V	
	—	0.10	10	—	0	0.1	—	—	—		
High-Level, V_{OH}	—	0.5	5	4.9	5	—	4.9	5	—		
	—	0.10	10	9.9	10	—	—	—	—		
Input Low Voltage, V_{IL}	0.5, 4.5	—	5	—	—	1.5	—	—	1.5		
	1.9	—	10	—	—	3	—	—	—		
Input High Voltage, V_{IH}	0.5, 4.5	—	5	3.5	—	—	3.5	—	—		
	1.9	—	10	7	—	—	—	—	—		
Output Low (Sink) Current, I_{OL}	0.4	0.5	5	1.8	2.2	—	1.8	2.2	—	mA	
	0.5	0.10	10	3.6	4.5	—	—	—	—		
Output High (Source) Current, I_{OH}	4.6	0.5	5	-0.9	-1.1	—	-0.9	-1.1	—		
	9.5	0.10	10	-1.8	-2.2	—	—	—	—		
Input Current, I_{IN}	Any input	0.5	5	—	± 0.1	± 1	—	± 0.1	± 1	μA	
		0.10	10	—	± 0.1	± 1	—	—	—		
3-State Output Leakage Current, I_{OUT}	0.5	0.5	5	—	± 0.2	± 2	—	± 0.2	± 2		
	0.10	0.10	10	—	± 0.2	± 2	—	—	—		
Operating Current, I_{DD1}^{\dagger}	—	0.5	5	—	4	8	—	4	8	mA	
	—	0.10	10	—	8	16	—	—	—		
Input Capacitance, C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF	
	—	—	—	—	10	15	—	10	15		

†Outputs open circuited; cycle time = 1 μs .*Typical values are for T_A = 25°C and nominal V_{DD} .


CDP1824, CDP1824C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$,
 Input $t_r, t_f = 10$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω ; See Fig. 1.

CHARACTERISTIC	TEST CONDITIONS V_{DD} (V)	LIMITS						U N I T S	
		CDP1824D CDP1824E			CDP1824CD CDP1824CE				
		Min.#	Typ.●	Max.	Min.#	Typ.●	Max.		
Read Operation									
Access Time From Address Change, t_{AA}	5 10	— —	400 200	710 320	— —	400 —	710 —	ns	
Access Time From Chip Select, t_{DOA}	5 10	— —	300 150	710 320	— —	300 —	710 —	ns	
Output Active From \overline{MRD} , t_{AM}	5 10	— —	300 150	710 320	— —	300 —	710 —	ns	

Time required by a limit device to allow for the indicated function

● Time required by a typical device to allow for the indicated function. Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



92CS-34739

Fig. 1 - Read cycle timing diagram.

Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1824. When used directly with the CDP1802 microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when the CDP1824 is used with the CDP1802 microprocessor:

$$t_{WW} = 2 t_c$$

$$t_{AH} = 1.0 t_c$$

$$\begin{aligned} t_{AS} &= 4.5 t_c \\ t_{DH} &= 1.0 t_c \\ t_{DS} &= 5.5 t_c \end{aligned} \quad \left. \begin{aligned} &\text{Data transfers from} \\ &\text{CDP1802 to memory} \end{aligned} \right\}$$

MRD occurs one clock period (t_c) earlier than the address bits MA0-MA7.

$$\text{where } t_c = \frac{1}{\text{CDP1802 clock frequency}}$$

The CDP1824 is capable of operating at the maximum clock frequency of the CDP1802 microprocessor.

CDP1824, CDP1824C


DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$,
Input $t_r, t_f = 10$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω ; See Fig. 2.

CHARACTERISTIC	TEST CONDITIONS V_{DD} (V)	LIMITS						U N I T S	
		CDP1824D CDP1824E			CDP1824CD CDP1824CE				
		Min.#	Typ.●	Max.	Min.#	Typ.●	Max.		
Write Operation									
Write Pulse Width, t_{WRW}	5 10	390 180	200 150	— —	390	200	— —	ns	
Data Setup Time, t_{DS}	5 10	390 180	100 50	— —	390	100	— —	ns	
Data Hold Time, t_{DH}	5 10	70 35	40 20	— —	70	40	— —	ns	
Chip Select Setup Time, t_{CS}	5 10	425 215	210 110	— —	425	210	— —	ns	
Address Setup Time, t_{AS}	5 10	640 390	500 300	— —	640	500	— —	ns	

Time required by a limit device to allow for the indicated function

● Time required by a typical device to allow for the indicated function. Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD}


5



WRITE OPERATION TIMING DIAGRAM

92CS-34740

Fig. 2 - Write cycle timing diagram.



92CS-30629RI

Fig. 3 - Low V_{DD} data retention waveforms and timing diagram.

CDP1824, CDP1824CDATA RETENTION CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$; See Fig. 3.

CHARACTERISTIC	TEST CONDITIONS	V_{DD} (V)	CDP1824		CDP1824C		UNITS
			Min.	Max.	Min.	Max.	
Data Retention Voltage, V_{DR}		—	2.5	—	2.5	—	V
Data Retention Quiescent Current, I_{DD}	$V_{DR} = 2.5\text{ V}$	—	—	10	—	40	μA
Chip Deselect to Data Retention Time, t_{CDR}	$V_{DR} = 2.5\text{ V}$	5 10	600 300	— —	600	— —	ns
Recovery to Normal Operation Time, t_{RC}	$V_{DR} = 2.5\text{ V}$	5 10	600 300	— —	600	— —	ns




Fig. 4 - Functional diagram.



92CS-3474!

Fig. 5 - CDP1824 (128 x 8) minimum system (128 x 8)