


CDP1837C



TERMINAL ASSIGNMENT

4096-Word x 8-Bit Static Read-Only Memory

Features:

- Interfaces with CDP1800-series microprocessors ($f_{clock} \leq 5$ MHz) without additional components
- On-chip address latch
- On-chip address decoder provides programmable location within 64K memory space
- Three-state outputs

The RCA-CDP1837C is a 32768-bit mask-programmable CMOS read-only memory, organized as 4096 words x 8 bits and is completely static: no clocks required. It will directly interface with CDP1800-series microprocessors, having clock frequencies up to 5 MHz, without additional components.

The CDP1837C responds to a 16-bit address multiplexed on 8 address lines. Address latches are provided on chip for storing the high byte address data. By mask option, this ROM can be programmed to operate in any 4096-word block of 64-K memory space. The polarity of the high address strobe (TPA), MRD, CEI, CS1, and CS2 are user mask-programmable.

The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.

The CDP1837C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1837C is supplied in 24-lead hermetic dual-in-line side-braced ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).




Fig. 1 - Typical CDP1800 Series microprocessor system.

CDP1837C

MAXIMUM RATING, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V _{DD}) (All voltages referenced to V _{SS} terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V _{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (P _d)	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T _A = -55 to +100°C (PACKAGE TYPE D)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For T _A = FULL PACKAGE-TEMPERATURE RANGE	100 mW
OPERATING-TEMPERATURE RANGE (T _A)	
PACKAGE TYPE D	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
STORAGE TEMPERATURE RANGE (T _{Stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING)	
At distance 1/16 ± 1/32 in (1.59 ± 0.79 mm) from case for 10 s max	+265°C

OPERATING CONDITIONS at T_A = FULL PACKAGE-TEMPERATURE RANGE

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	LIMITS		UNITS
	CDP1837C		
	MIN.	MAX.	
Supply-Voltage Range	4	6.5	V
Recommended Input Voltage Range	V _{SS}	V _{DD}	




Fig. 2 - Functional block diagram.

CDP1837C

STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85° C, VDD = 5 V ± 5%, except as noted

CHARACTERISTIC		CONDITIONS		LIMITS			UNITS
		Vo (V)	VIN (V)	CDP1837C			
				Min.	Typ.*	Max.	
Quiescent Device Current	IDD	—	0, VDD	—	5	50	μA
Output Low Drive (Sink) Current	IOL	0.4	0, VDD	0.8	1.6	—	mA
Output High Drive (Source) Current	IOH	VDD - 0.4	0, VDD	-0.8	-1.6	—	
Output Voltage Low-Level	VOL	—	0, VDD	—	0	0.1	V
Output Voltage High-Level	VOH	—	0, VDD	VDD - 0.1	VDD	—	
Input Low Voltage	VIL	VDD - 0.5	—	—	—	1.5	
Input High Voltage	VIH	VDD - 0.5	—	3.5	—	—	μA
Input Current	IIN	—	0, VDD	—	—	±1	
3-State Output Leakage Current	IOUT	0, VDD	0, VDD	—	—	±2	mA
Operating Device Current	IOPER●	—	0, VDD	—	5	10	
Input Capacitance	CIN	—	—	—	5	7.5	pF
Output Capacitance	COUT	—	—	—	10	15	

*Typical values are for TA = 25° C and nominal VDD.

●Outputs open circuited; cycle time 1 μs.

6




Fig. 3 - Daisy chaining CDP1837C's.

"Daisy Chaining" with CE1 inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM No. 1 was masked-programmed for memory locations 0000-0FFF₁₆ and ROM No. 2 masked-programmed for memory locations

1000₁₆-1FFF₁₆, for addresses from 0000-1FFF₁₆, the RAM would be disabled and one of the ROMs enabled. For locations above 1FFF₁₆, the ROM's would be disabled and the RAM enabled.

CDP1837C

Signal Descriptions

MA0-MA7: 16-bit multiplexed address inputs. The high-byte address are strobed into the on-chip address latch with the trailing edge of TPA. High-byte bits A12, A13, A14 and A15 are polarity mask-programmable for use as chip enable inputs for memory expansion.

MRD: Memory read input. Controls the output buffers and Chip Enable Output (CEO), and powers down the ROM. MRD must be valid on or before the trailing edge of TPA. When MRD is not valid, the output buffers are tri-stated. The active polarity of MRD is mask-programmable.

CS1, CS2: Mask-programmable chip-select inputs. The chip-select inputs control the output buffers only (not CEO). The output buffers will be tri-stated when either CS1 or CS2 is not valid.

TPA: The trailing edge of TPA is used to latch the high byte of the 16-bit multiplexed address. The ROM is enabled after the trailing edge of TPA (MRD active). The active polarity of TPA is mask-programmable.

CEI, CEO: The Chip Enable Input (CEI), in conjunction with the Chip Enable Output (CEO) can be used in a "Daisy Chain" configuration to avoid memory conflicts between ROM and RAM. CEO is high when the ROM is enabled (i.e., MRD is low, TPA toggled) or CEI is active. The active polarity of CEI is mask-programmable.

BUS0-BUS7: 8-Bit Tri-State data bus.

VDD, VSS: Power supply connections

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD = 5V ± 5%

Input tr, tr = 10 ns, CL = 100 pF, and 1 TTL Load

CHARACTERISTIC		LIMITS CDP1837C		UNITS
		Min.	Max.	
Access Time from Address Change	tAVQV	—	500	ns
Chip Select to Output Active	tSVQX	0	200	
Address Setup Time	tAS	50	—	
Address Hold Time	tAH	50	—	
MRD Setup Time *	trSU	0	—	
Chip Enable Output Delay from TPA	tCA	—	125	
Output Delay from TPA	td	—	200	
TPA Pulse Width	tPAW	125	—	
Chip Enable In to Chip Enable Out Delay	tCEIO	—	100	
Chip Select to Output Valid	tSVQV	—	200	
Chip Deselect to Output High Z	tSXQZ	—	200	
MRD to CEO Low	trXCL	—	150	
MRD to Output High Z	trXQZ	—	200	

* MRD must be valid on or before the trailing edge of TPA. (Output will be Tri-States and the ROM powered down when MRD is not valid.)




Fig 4 - Timing diagram

Notes:

- (1) MRD must be valid on or before the trailing edge of TPA. (Output will be tri-stated and the ROM powered down when MRD is not valid.)
- (2) CS (CS1 and CS2) controls the output buffers only. Output will be tri-stated when either CS1 or CS2 is not valid.
- (3) CEO is high when ROM is enabled.
- (4) Provided t_{AVQV} is satisfied.