V{DD} MA6 - TPA MAS 22 - CEI мΔ4 21 -081 MA3 20 -CS2 - MRD MA2 19 -CEO MA O-17 -BUS7 BUS Oıs -BUS6 BUSIlın 15 - BUSS BUS2 -BUS4 ٧ss -BUS3 TOP VIEW

TERMINAL ASSIGNMENT

92CS - 28889R2

4096-Word x 8-Bit Static Read-Only Memory

Features:

- Interfaces with CDP1800-series microprocessors (fclock ≤ 5 MHz) without additional components
- On-chip address latch
- On-chip address decoder provides programmable location within 64K memory space
- Three-state outputs

The RCA-CDP1837C is a 32768-bit mask-programmable CMOS read-only memory, organized as 4096 words x 8 bits and is completely static: no clocks required. It will directly interface with CDP1800-series microprocessors, having clock frequencies up to 5 MHz, without additional components.

The CDP1837C responds to a 16-bit address multiplexed on 8 address lines. Address latches are provided on chip for storing the high byte address data. By mask option, this ROM can be programmed to operate in any 4096-word block of 64-K memory space. The polarity of the high address strobe (TPA), MRD, CEI, CS1, and CS2 are user mask-programmable.

The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.

The CDP1837C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1837C is supplied in 24-lead heremetic dual-in-line side-brazed ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).




Fig. 1 - Typical CDP1800 Series microprocessor system.

File Number 1381

MAXIMUM RATING, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
(All voltages referenced to Vss terminal)	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to VDD +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD)	
For TA = -40 to +60°C (PACKAGE TYPE E)	500 mW
For TA = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/° C to 200 mW
For TA = -55 to +100°C (PACKAGE TYPE D)	500 mW
For Ta = +100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/° C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For Ta = FULL PACKAGE-TEMPERATURE RANGE	100 mW
OPERATING-TEMPERATURE RANGE (TA)	
PACKAGE TYPE D	
PACKAGE TYPE E	40 to +85° C
STORAGE TEMPERATURE RANGE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING)	
At distance 1/16 \pm 1/32 in (1 59 \pm 0 79 mm) from case for 10 s max	+265°C

OPERATING CONDITIONS at TA = FULL PACKAGE-TEMPERATURE RANGE

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	LIM		
	CDP1837C		UNITS
	MIN.	MAX.	
Supply-Voltage Range	4	6.5	v
Recommended Input Voltage Range	Vss	VDD	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \




Fig. 2 - Functional block diagram.

STATIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, VDD = 5 V \pm 5%, except as noted

		CONDITIONS		LIMITS			UNITS
CHARACTERISTIC			CDP1837C				
(V)		Vin (V)	Min.	Тур.*	Max.	1	
Quiescent Device Current	IDD	Ī —	0, VDD	_	5	50	μΑ
Output Low Drive (Sink) Current	loL	0 4	0, VDD	0.8	1.6	_	mA
Output High Drive (Source) Current	Іон	VDD -0.4	0, VDD	-0.8	-1.6	_	
Output Voltage Low-Level	Vol	_	0, VDD	_	0	0.1	v
Output Voltage High-Level	Voн	_	0, VDD	VDD -0.1	VDD	_	
Input Low Voltage	VIL	VDD -0.5	_		_	15	
Input High Voltage	ViH	VDD -0.5	_	3.5	_	_	
Input Current	lin	I -	0, VDD	_	_	±1	μΑ
3-State Output Leakage Current	lout	0, VDD	0, VDD	_		±2	
Operating Device Current	IOPER•	_	0, VDD	_	5	10	mA
Input Capacitance	Cin	T -	_	_	5	7.5	pF
Output Capacitance	Соит		_	_	10	15	

^{*}Typical values are for TA = 25° C and nominal VDD.




Fig. 3 - Daisy chaining CDP1837C's.

100016-1FFF16, for addresses from 0000-1FFF16, the RAM would be disabled and one of the ROMs enabled. For locations above 1FFF16, the ROM's would be disabled and the RAM enabled.

[•]Outputs open circuited; cycle time 1 µs.

[&]quot;Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM No. 1 was masked-programmed for memory locations 0000-0FFF16 and ROM No. 2 masked-programmed for memory locations

Signal Descriptions

MA0-MA7: 16-bit multiplexed address inputs. The highbyte address are strobed into the on-chip address latch with the trailing edge of TPA. High-byte bits A12, A13, A14 and A15 are polarity mask-programmable for use as chip enable inputs for memory expansion.

MRD: Memory read input. Controls the output buffers and Chip Enable Output (CEO), and powers down the ROM. MRD must be valid on or before the trailing edge of TPA. When MRD is not valid, the output buffers are tri-stated. The active polarity of MRD is mask-programmable.

CS1, CS2: Mask-programmable chip-select inputs. The chip-select inputs control the output buffers only (not CEO). The output buffers will be tri-stated when either CS1 or CS2 is not valid.

TPA: The trailing edge of TPA is used to latch the high byte of the 16-bit multiplexed address. The ROM is enabled after the trailing edge of TPA (MRD active). The active polarity of TPA is mask-programmable.

CEI, CEO: The Chip Enable Input (CEI), in conjunction with the Chip Enable Output (CEO) can be used in a "Daisy Chain" configuration to avoid memory conflicts between ROM and RAM. CEO is high when the ROM is enabled (i.e., MRD is low, TPA toggled) or CEI is active. The active polarity of CEI is mask-programmable.

BUS0-BUS7: 8-Bit Tri-State data bus. **VDD, VSS:** Power supply connections

DYNAMIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, VDD = 5V \pm 5% Input tr, tr = 10 ns, CL = 100 pF, and 1 TTL Load

		LIMITS CDP1837C		
CHARACTERISTIC		Min. Max.		UNITS
Access Time from Address Change	tavqv	_	500	
Chip Select to Output Active	tsvox	0	200	
Address Setup Time	tas	50	_	
Address Hold Time	tah	50		
MRD Setup Time *	tasu	0	_	
Chip Enable Output Delay from TPA	tca	_	125	
Output Delay from TPA	to	_	200	ns
TPA Pulse Width	tpaw	125	_	
Chip Enable In to Chip Enable Out Delay	tceio	_	100	
Chip Select to Output Valid	tsvqv	_	200]
Chip Deselect to Output High Z	tsxqz	_	200	
MRD to CEO Low	tRXCL		150	
MRD to Output High Z	tRXQZ	_	200	

^{*} MRD must be valid on or before the trailing edge of TPA. (Output will be Tri-Stated and the ROM powered down when MRD is not valid.)




Fig 4 - Timing diagram

Notes:

- (1) MRD must be valid on or before the trailing edge of TPA. (Output will be tri-stated and the ROM powered down when MRD is not valid.
- (2) CS (CS1 and CS2) controls the output buffers only. Output will be tri-stated when either CS1 or CS2 is not valid.
- (3) CEO is high when ROM is enabled.
- (4) Provided tavQV is satisfied.