

#### Terminal Assignment

### Programmable Universal Asynchronous Receiver/Transmitter (UART)

Features:

- Two operating modes: Mode 0-functionally compatible with industry types such as the TR1602A Mode 1-interfaces directly with CDP1800-series microprocessors without additional components
- Full- or half-duplex operation
- Parity, framing, and overrun error detection
- Baud rate-DC to 200 K bits/sec
  @ V<sub>DD</sub>=5 V
  DC to 400 K bits/sec
  @ V<sub>DD</sub>=10 V
- Fully programmable with externally selectable word length (5-8 bits), parity inhibit, even/odd parity, and 1, 1½, or 2 stop bits
- False start bit detection

The RCA CDP1854A and CDP1854AC are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data. For example, these UARTs can be used to interface between a peripheral or terminal with serial I/O ports and the 8-bit CDP1800-series microprocessor parallel data bus system. The CDP1854A is capable of full duplex operation, i.e., simultaneous conversion of serial input data to parallel output data and parallel input data to serial output data.

The CDP1854A UART can be programmed to operate in one of two modes by using the mode control input. When the mode input is high (MODE=1), the CDP1854A is directly compatible with the CDP1800-series microprocessor system without additional interface circuitry. When the mode input is low (MODE=0), the device is functionally compatible with industry standard UART's such as the TR1602A. It is also pin compatible with these types, except that pin 2 is used for the mode control input instead of a V<sub>GG</sub>=-12 V supply connection.

The CDP1854A and the CDP1854AC are functionally identical. The CDP1854A has a recommended operating-voltage range of 4-10.5 volts, and the CDP1854AC has a recommended operating-voltage range of 4-6.5 volts.

The CDP1854A and CDP1854AC are supplied in hermetic 40-lead dual-in-line ceramic packages (D suffix), in 40-lead dual-in-line plastic packages (E suffix), and in 44-lead plastic chip-carrier packages (Q suffix). The CDP1854AC is also available in chip form (H suffix).



Terminal Assignment



# 4

File Number 1193

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to Vss terminal)
CDP1854A
CDP1854AC
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT $\pm 10$ mA
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to 100°C (PACKAGE TYPE D)
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -40 to +85°C (PACKAGE TYPE Q)*
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
For T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA):
PACKAGE TYPE D
PACKAGE I YPE E and Q
STORAGE-1 EMPERATURE KANGE (1stg)
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm) from case for 10 s maximum
* Printed-circuit board mount: 57 mm x 57 mm minimum area x 1.6 mm thick G10 epoxy glass, or equivalent.

Mode Input High (Mode = 1)



Fig. 1 - Mode 1 block diagram (CDP1800-series microprocessor compatible).

– CMOS Peripherals

### **CDP1854A, CDP1854AC**

STATIC ELECTRICAL CHARACTERISTICS at	A40	10 -05	C, unit	ess oun	otherwise noted.						
	CO	NDITIC	NS	LIMITS							
CHARACTERISTIC	٧o	VIN	VDD	CDP1854A		CDP1854AC			UNITS		
	(V)	(V)	(V)	Min.	Тур.*	Max.	Min.	Typ.*	Max.		
Quiescent Device Current IDD		0, 5	5	_	0.01	50	_	0.02	200		
		0, 10	10		1	200			_		
Output Low Drive (Sink) Current, IOL	0.4	0, 5	5	1	2	—	1	2	-	mA	
(Except pins 24 and 25)	0.5	0, 10	10	2	4	_					
Output High Drive (Source) Current, IOH	4.6	0, 5	5	-0.55	-1.1	-	-0.55	-1.1	-	mA	
	9.5	0, 10	10	-1.3	-26		—	—	—		
Output Low Drive (Sink) Current, IOL	0.4	0, 5	5	1.6	3.5	-	1.6	3.5	-	mA	
Pins 24 and 25	0.5	0, 10	10	3.2	7	_	_	-			
	-	0, 5	5	-	0	0.1	-	0	0.1		
		0, 10	10		0	0.1	_	-			
Output Voltage High-Level Vou *	-	0, 5	5	4.9	5		4.9	5	-	, v	
		0, 10	10	9.9	10		_	_	-		
Input Low Voltage, Vu	0.5,4.5	-	5	-	-	1.5	-	—	1.5		
	0.5,9.5	_	10	—		3	_	_	_	V	
Input High Voltage Viu	0.5,4.5	-	5	3.5	-	-	3.5	-		ĺ	
	0.5,9.5	—	10	7	—	—	_		-		
Input Current IIN	-	0, 5	5	-	-	±1	-	—	±1	μA	
		0, 10	10	_	_	±2		DP1854AC        Typ.*      Max.        0.02      200        -      -        2      -        -      -        5      -1.1        -      -        3.5      -        -      -        0      0.1        -      -        5      -        -      -        0      0.1        -      -        -      -        -      -        -      -        -      -        -      -        -      -        -      -        -      -        -      -        -      -        -      +        -      -        -      -        -      -        -      -        -      -        -      -        -      -        -      -        -			
3-State Output Leakage Current Tour	0, 5	0, 5	5	-	-	±1	-	-	±1	"A	
	0, 10	0, 10	10		—	±10	_				
Operating Current Inot#	-	0, 5	5	-	1.5	-	-	1.5	-	mA	
		0, 10	10	—	6	-	_		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
Input Capacitance, CIN	-	-	_	-	5	7.5	_	5	7.5	nF	
Output Capacitance, COUT	-	-	-	-	10	15	-	10	15		

STATIC ELECTRICAL	CHARACTERISTICS at T	$A = -40 \text{ to } +85^{\circ} \text{ C}$	unless otherwise noted
STATIC LLEGINICAL	UNANAUTENISTIUS at T	д – –чо ю ю ю оз ю,	uniesa vinei wiae noteu.

\*Typical values are for T<sub>A</sub>=25°C. \*I<sub>OL</sub>=I<sub>OH</sub>=1 μA. #Operating current is measured at 200 kHz for V<sub>DD</sub>=5 V and 400 kHz for V<sub>DD</sub>=10 V in a CDP1800-series microprocessor system, with open outputs

**RECOMMENDED OPERATING CONDITIONS at T<sub>A</sub>=Full Package Temperature Range** For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	CONDITIONS					
CHARACTERISTIC	VDD			CDP1	UNITS	
	<b>v</b>	Min.	Max.	Min.	Max.	
DC Operating-Voltage Range	_	4	10.5	4	6.5	v
Input Voltage Range	_	VSS	VDD	VSS	VDD	v
Baud Bate (Beceive or Transmit)	5	_	200	_	200	K bits
	10	-	400	—	-	/sec

Functional Definitions for CDP1854A Terminals

Mode 1 CDP1800-Series Microprocessor Compatible SIGNAL: FUNCTION

VDD: Positive supply voltage

MODE SELECT (MODE):

A high-level voltage at this input selects CDP1800-series microprocessor Mode operation.

### Vss:

Ground

#### CHIP SELECT 2 (CS2):

A low-level voltage at this input together with CS1 and CS3 selects the CDP1854A UART.

### RECEIVER BUS (R BUS 7 - R BUS 0):

Receiver parallel data outputs (may be externally connected to corresponding transmitter bus terminals).

#### INTERRUPT (INT):

A low-level voltage at this output indicates the presence of one or more of the interrupt conditions listed in Table I.

#### FRAMING ERROR (FE):

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register.

#### PARITY ERROR or OVERRUN ERROR (PE/OE):

A high-level voltage at this output indicates that either the PE or OE bit in the Status Register has been set (see Status Register Bit Assignment, Table II.

#### REGISTER SELECT (RSEL):

This input is used to choose either the Control/Status Registers (high input) or the transmitter/receiver data registers (low input) according to the truth table in Table III.

#### RECEIVER CLOCK (RCLOCK):

Clock input with a frequency 16 times the desired receiver shift rate.

### TPB:

A positive input pulse used as a data load or reset strobe.

### DATA AVAILABLE (DA):

A low-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

#### SERIAL DATA IN (SDI):

Serial data received on this input line enters the Receiver Shift Register at a point determined by the character length. A high-level input voltage must be present when data is not being received.

### CLEAR (CLEAR):

A low-level voltage at this input resets the Interrupt Flip-Flop, Receiver Holding Register, Control Register, and Status Register, and sets SERIAL DATA OUT (SDO) high.

### TRANSMITTER HOLDING REGISTER EMPTY (THRE):

A low-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.

### CHIP SELECT 1 (CS1):

A high-level voltage at this input together with  $\overline{\text{CS2}}$  and CS3 selects the UART.

#### REQUEST TO SEND (RTS):

This output signal tells the peripheral to get ready to receive data. CLEAR TO SEND (CTS) is the response from the peripheral. RTS is set to a low-level voltage when data is latched in the Transmitter Holding Register or TR is set high, and is reset high when both the Transmitter Holding Register and Transmitter Shift Register are empty and TR is low.

#### SERIAL DATA OUTPUT (SDO):

The contents of the Transmitter Shift Register [start bit, data bits, parity bit, and stop bit(s)] are serially shifted out on this output. When no character is being transmitted, a high level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.

### TRANSMITTER BUS (T BUS 0 - T BUS 7):

Transmitter parallel data input. These may be externally connected to corresponding Receiver bus terminals.

### RD/WR:

A low-level voltage at this input gates data from the transmitter bus to the Transmitter Holding Register or the Control Register as chosen by register select. A high-level voltage gates data from the Receiver Holding Register or the Status Register, as chosen by register select, to the receiver bus.

#### CHIP SELECT 3 (CS3):

With high-level voltage at this input together with CS1 and CS2 selects the UART.

#### PERIPHERAL STATUS INTERRUPT (PSI):

A high-to-low transition on this input line sets a bit in the Status Register and causes an INTERRUPT (INT=low).

#### EXTERNAL STATUS (ES):

A low-level voltage at this input sets a bit in the Status Register.

#### CLEAR TO SEND (CTS):

When this input from peripheral is high, transfer of a character to the Transmitter Shift Register and shifting of serial data out is inhibited.

#### TRANSMITTER CLOCK (TCLOCK):

Clock input with a frequency 16 times the desired transmitter shift rate.

SET* (INT = LOW)	RESET (INT = HIGH)								
CAUSE	CONDITION	TIME							
DA	Read of data	TPB leading edge							
(Receipt of data)									
THRE*	Read of status or	TPB leading edge							
(Ability to reload)	write of character								
THRE · TSRE	Read of status or	TPB leading edge							
(Transmitter done)	write of character								
PSI	Read of status	TPB trailing edge							
(Negative edge)									
CTS	Read of status	TPB leading edge							
(Positive edge when THRE · TSRE)									

Table I — Interrupt Set and Reset Conditions

\*Interrupts will occur only after the IE bit in the Control Register (see Table IV) has been set.

\*THRE will cause an interrupt only after the TR bit in the Control Register (see Table IV) has been set

#### Table II — Status Register Bit Assignment

Bit	7	6	5	4	3	2	1	0
Signal	THRE	TSRE	PSI	ES	FE	PE	OE	DA
Also Available at Terminal	22*	-	_	—	14	15	15	19*

\*Polarity reversed at output terminal.

#### **Bit Signal: Function**

### 0-DATA AVAILABLE (DA):

When set high, this bit indicates that an entire character has been received and transferred to the Receiver Holding Register. This signal is also available at Term. 19 but with its polarity reversed.

### 1-OVERRUN ERROR (OE):

When set high, this bit indicates that the Data Available bit was not reset before the next character was transferred to the Receiver Holding Register. This signal OR'ed with PE is output at Term. 15.

### 2-PARITY ERROR (PE):

When set high, this bit indicates that the received parity bit does not compare to that programmed by the EVEN PARITY ENABLE (EPE) control. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal OR'ed with OE is output at Term. 15.

#### 3-FRAMING ERROR (FE):

When set high, this bit indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal is also available at Term. 14.

#### 4-EXTERNAL STATUS (ES):

This bit is set high by a low-level input at Term. 38  $\overline{(ES)}$ .

5-PERIPHERAL STATUS INTERRUPT (PSI):

This bit is set high by a high-to-low voltage transition of Term. 37 (PSI). The INTERRUPT output (Term. 13) is also asserted (INT=low) when this bit is set.

6—TRANSMITTER SHIFT REGISTER EMPTY (TSRE): When set high, this bit indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains set until the start of transmission of the next character.

7—TRANSMITTER HOLDING REGISTER EMPTY (THRE): When set high, this bit indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character. Setting this bit also sets the <u>THRE</u> output (Term. 22) low and causes an INTERRUPT (INT=low), if TR is high.

### Description of Mode 1 Operation CDP1800-Series Microprocessor Compatible (Mode Input=VDD)

### 1. Initialization and Controls

In the CDP1800-series microprocessor compatible mode, the CDP1854A is configured to receive commands and send status via the microprocessor data bus. The register connected to the transmitter bus or the receiver bus is determined by the RD/WR and RSEL inputs as follows:

RSEL	RD/WR	Function
Low	Low	Load Transmitter Holding Register from Transmitter Bus
Low	High	Read Receiver Holding Register from Receiver Bus
High	Low	Load Control Register from Transmitter Bus
High	High	Read Status Register from Receiver Bus

In this mode the CDP1854A is compatible with a bidirectional bus system. The receiver and transmitter buses are connected to the bus. CDP1800-series microprocessor I/O control output signals can be connected directly to the CDP1854A inputs as shown in Fig. 2. The CLEAR input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting SERIAL DATA OUT (SDO) high. The Control Register is loaded from the Transmitter Bus in order to determine the operating configuration for the UART. Data is transferred from the Transmitter Bus inputs to the Control Register during TPB when the UART is selected (CS1  $\cdot$  CS2  $\cdot$  CS3=1) and the Control Register is designated (RSEL=H, RD/WR=L). The CDP1854A also has a Status Register which can be read onto the Receiver Bus (R BUS 0 - R BUS 7) in order to determine the status of the UART. Some of these status bits are also available at separate terminals as indicated in Table II.

### 2. Transmitter Operation

Before beginning to transmit, the TRANSMIT REQUEST (TR) bit in the Control Register (see bit assignment, Table IV) is set. Loading the Control Register with TR=1 (bit 7=high) inhibits changing the other control bits. Therefore two loads are required: one to format the UART, the second to set TR. When TR has been set, a TRANSMITTER HOLDING REGISTER EMPTY (THRE) interrupt will occur, signalling the microprocessor that the Transmitter Holding Register is empty and may be loaded. Setting TR also causes assertion of a low-level on the REQUEST TO SEND (RTS) output to the peripheral. It is not necessary to set TR for proper operation for the UART. If desired, it can be used to enable THRE interrupts and to generate the RTS signal. The Transmitter Holding Register is loaded from the bus by TPB during execution of an output instruction. The CDP1854A is selected by CS1 · CS2 · CS3=1, and the Holding Register is selected by RSEL=L and RD/WR=L. When the CLEAR TO SEND (CTS) input, which can be connected to a peripheral device output, goes low, the Transmitter Shift Register will be loaded from the Transmitter Holding Register and data transmission will begin. If CTS is always low, the Transmitter Shift Register will be loaded on the first high-to-low edge of the clock which occurs at least 1/2 clock period after the trailing edge of TPB and transmission of a start bit will occur 1/2 clock period later (see Fig. 3). Parity (if programmed) and stop bit(s) will be transmitted following the last data bit. If the word length selected is less than 8 bits, the most significant unused bits in the transmitter shift register will not be transmitted.

One transmitter clock period after the Transmitter Shift Register is loaded from the Transmitter Holding Register, the THRE signal will go low and an interrupt will occur (INT goes low). The next character to be transmitted can then be loaded into the Transmitter Holding Register for transmission with its start bit immediately following the last stop bit of the previous character. This cycle can be repeated until the last character is transmitted, at which time a final THRE - TSRE interrupt will occur. This interrupt signals the microprocessor that TR can be turned off. This is done by reloading the original control byte in the <u>Control Register</u> with the <u>TR</u> bit = 0, thus terminating the <u>REQUEST TO</u> <u>SEND</u> (RTS) signal.

SERIAL DATA OUT (SDO) can be held low by setting the BREAK bit in the Control Register (see Table IV). SDO is held low until the BREAK bit is reset.



Fig. 2 - Recommended CDP1800-series connection, Mode 1 (non-interrupt driven system).

### 3. Receiver Operation

The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After detection of the first high-to-low transition on the SDI line, a valid start bit is verified by checking for a low-level input 7-1/2 receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed) and stop bit(s) are shifted into the Receiver Shift Register by clock pulse 7-1/2 in each bit time. The parity bit (if programmed) is checked and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output level) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) status bit is set. One half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) status bits become valid for the character in the Receiver Holding Register. At this time, the Data Available status bit is also set and the DATA AVAILABLE (DA) and INTERRUPT (INT) outputs go low, signalling the microprocessor that a received character is

ready. The microprocessor responds by executing an input instruction. The UART's 3-state bus drivers are enabled when the UART is selected (CS1  $\cdot$  CS2  $\cdot$  CS3=1) and RD/WR=high. Status can be read when RSEL=high. Data is read when RSEL=low. When reading data, TPB latches data in the microprocessor and resets DATA AVAILABLE (DA) in the UART. The preceding sequence is repeated for each serial character which is received from the peripheral.

### 4. Peripheral Interface

In addition to serial data in and out, four signals are

provided for communication with a peripheral. The REQUEST TO SEND (RTS) output signal alerts the peripheral to get ready to receive data. The CLEAR TO SEND (CTS) input signal is the response, signalling that the peripheral is ready. The EXTERNAL STATUS (ES) input latchesa peripheral status level, and the PERIPHERAL STATUS INTERRUPT (PSI) input senses a status edge (high-to-low) and also generates an interrupt. For example, the modem DATA\_CARRIER DETECT line could be connected to the PSI input on the UART in order to signal the microprocessor that transmission failed because of loss of the carrier on the communications line. The PSI and ES bits are stored in the Status Register (see Table II).

#### Table IV — Control Register Bit Assignment

Bit	7	6	5	4	3	2	1	0
Signal	TR	BREAK	IE	WLS2	WLS1	SBS	EPE	PI

#### **Bit Signal: Function**

0-PARITY INHIBIT (PI):

When set high parity generation and verification are inhibited and the PE Status bit is held low. If parity is inhibited the stop bit(s) will immediately follow the last data bit on transmission, and EPE is ignored.

1-EVEN PARITY ENABLE (EPE):

When set high, even parity is generated by the transmitter and checked by the receiver. When low, odd parity is selected.

2-STOP BIT SELECT (SBS):

See table below. 3-WORD LENGTH SELECT 1 (WLS1):

See table below.

4—WORD LENGTH SELECT 2 (WLS2): See table below. 5-INTERRUPT ENABLE (IE).

When set high THRE, DA, THRE • TSRE, CTS, and PSI interrupts are enabled (see Interrupt Conditions, Table I). 6—TRANSMIT BREAK (BREAK):

Holds SDO low when set. Once the break bit in the control register has been set high, SDO will stay low until the break bit is reset low and one of the following occurs: CLEAR goes low; CTS goes high; or a word is transmitted. (The transmitted word will not be valid since there can be no start bit if SDO is already low. SDO can be set high without intermediate transitions by transmitting a word consisting of all zeros).

#### 7-TRANSMIT REQUEST (TR):

When set high, RTS is set low and data transfer through the transmitter is initiated by the initial THRE interrupt. (When loading the Control Register from the bus, this (TR) bit inhibits changing of other control flip-flops)

Bit 4	Bit 3	Bit 2	Frenchise
WLS2	WLS1	SBS	Function
0	0	0	5 data bits, 1 stop bit
0	0	1	5 data bits, 1.5 stop bits
0	1	0	6 data bits, 1 stop bit
0	1	1	6 data bits, 2 stop bits
1	0	0	7 data bits, 1 stop bit
1	0	1	7 data bits, 2 stop bits
1	1	0	8 data bits, 1 stop bit
1	1	1	8 data bits, 2 stop bits

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub>  $\pm$ 5%, t<sub>r</sub>,t<sub>f</sub>=20 ns, V<sub>IH</sub>=0.7 V<sub>DD</sub>, V<sub>IL</sub>=0.3 V<sub>DD</sub>, C<sub>L</sub>=100 pF, see Fig. 3.

CHARACTERISTIC		VDD	CDP	1854A	CDP1	854AC	UNITS
	i	(V)	Typ.†	Max.*	Typ.†	Max.*	
Transmitter Timing — Mode 1							
Minimum Clock Period	-	5	250	310	250	310	
	<sup>1</sup> CC	10	125	155	_		ns
Minimum Pulse Width:		5	100	125	100	125	
Clock Low Level	tCL	10	75	100	—	_	ns
	tСН	5	100	125	100	125	ns
		10	75	100	_	—	
TPB	tтт	5	100	150	100	150	
		10	50	75			ns
Minimum Setup Time:		5	175	225	175	225	
TPB to Clock	tтс	10	90	150	_		ns
Propagation Delay Time:		5	300	450	300	450	
Clock to Data Start Bit	tCD	10	150	225	_	-	ns
	•	5	200	300	200	300	
	ttth	10	100	150	_		ns
	•	5	200	300	200	300	
CIOCKIO TIME	<sup>i</sup> CTH	10	100	150		—	ns

<sup>†</sup>Typical values are for  $T_A=25^{\circ}C$  and nominal voltages.

\*Maximum limits of minimum characteristics are the values above which all devices function



 $\bigstar$  The holding register is loaded on the trailing edge of tPB

\* THE TRANSMITTER SHIFT REGISTER IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST I/2 CLOCK PERIOD + Trc AFTER THE TRAILING EDGE OF TPB, AND TRANSMISSION OF A START BIT OCCURS I/2 CLOCK PERIOD + TCD LATER

+ WRITE IS THE OVERLAP OF TPB, CSI, AND CS3 = I AND CS3, RD / WR = 0 92CM-31878

Fig. 3 - Transmitter timing diagram - Mode 1.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD ±5%, tr,tf=20 ns, VIH=0.7 VDD, VIL=0.3 VDD, CL=100 pF, see Fig. 4.

				LIN	AITS		
CHARACTERISTIC		VDD	CDP	1854A	CDP1	854AC	UNITS
		(V)	Typ.†	Max.*	Typ.†	Max.*	
Receiver Timing — Mode 1							
Minimum Clock Period	•	5	250	310	250	310	
	100	10	125	155	_	_	ns
Minimum Pulse Width:		5	100	125	100	125	
Clock Low Level	tCL	10	75	100	_		ns
Clock High Level	<b>A</b>	5	100	125	100	125	
	<sup>t</sup> CH	10	75	100		_	ns
ТРВ	ţтт	5	100	150	100	150	ns
		10	50	75	_	_	
Minimum Setup Time:		5	100	150	100	150	
Data Start Bit to Clock	<sup>t</sup> DC	10	50	75	—	_	ns
Propagation Delay Time:		5	220	325	220	325	
TPB to DATA AVAILABLE	<sup>t</sup> TDA	10	110	175		_	ns
	* ·	5	220	325	220	325	
	<sup>L</sup> CDA	10	110	175	_	_	ns
Clock to Overrup Error	to 0-	5	210	300	210	300	
	COE	10	105	150	_	_	ns
Clock to Parity Error	A	5	240	375	240	375	
	<sup>t</sup> CPE	10	120	175	_	_	ns
Clock to Eraming Error	•	5	200	300	200	300	
	<sup>t</sup> CFE	10	100	150	_	_	ns

<sup>†</sup>Typical values are for T<sub>A</sub>=25°C and nominal voltages.

\*Maximum limits of minimum characteristics are the values above which all devices function.



- \* IF A START BIT OCCURS AT A TIME LESS THAN <sup>1</sup>DC BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.
- \*\* READ IS THE OVERLAP OF CSI, CS3, RO/WR+1 AND CS2+0. IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE
  - + OE AND PE SHARE TERMINAL IS AND ARE ALSO AVAILABLE AS TWO SEPARATE BITS IN THE STATUS REGISTER

Fig. 4 - Mode 1 receiver timing diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub>  $\pm$ 5%, t<sub>r</sub>,t<sub>f</sub>=20 ns, V<sub>IH</sub>=0.7 V<sub>DD</sub>, V<sub>IL</sub>=0.3 V<sub>DD</sub>, C<sub>L</sub>=100 pF, see Fig. 5.

				UNITS			
CHARACTERISTIC		VDD	CDP1854A		CDP1854AC		
		(V)	Typ.†	Max.*	Typ.†	Max.*	
CPU Interface — WRITE Timing — Mode 1							
Minimum Pulse Width:		5	100	150	100	150	
трв	ţтт	10	50	75	_		ns
Minimum Setup Time:		5	50	75	50	75	
RSEL to Write	tRSW	10	25	40	_	—	ns
Data to Write	tDW	5	-30	0	-30	0	ns
		10	-15	Q	_		
Minimum Hold Time:		5	50	75	50	75	
RSEL after Write	tWRS	10	25	40		_	ns
Data after Write		5	75	125	75	125	
	٩W	10	40	60	—		115

<sup>†</sup>Typical values are for T<sub>A</sub>=25°C and nominal voltages.

\*Maximum limits of minimum characteristics are the values above which all devices function.

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> $\pm$ 5%, t<sub>r</sub>,t<sub>f</sub>=20 ns, V<sub>IH</sub>=0.7 V<sub>DD</sub>, V<sub>IL</sub>=0.3 V<sub>DD</sub>, C<sub>L</sub>=100 pF, see Fig. 6.

				LIMITS					
CHARACTERISTIC		VDD		DP1854	۹	c	DP18544	AC	UNITS
		(V)	Min.	Typ.†	Max.*	Min.	Typ.†	Max.*	
CPU Interface — READ Timing — Mode 1									
Minimum Pulse Width:		5	-	100	150	—	100	150	
ТРВ	tTT	10	—	50	75		—	-	115
Minimum Setup Time:		5	—	50	75	-	50	75	
RSEL to TPB	tRST	10	—	25	40		_	-	115
Minimum Hold Time:		5	—	50	75	—	50	75	
RSEL after TPB	<sup>t</sup> TRS	10	—	25	40	_			115
Read to Data Access Time	<sup>t</sup> RDDA	5		200	300	_	200	300	ne
		10	_	100	150			_	115
Bood to Data Valid Time	<b>•</b>	5	—	200	300		200	300	<b>n</b> 0
	'RDV	10		100	150				115
RSEL to Data Valid Time	*	5	-	150	225	—	150	225	
RSEL to Data valid Time	IRSDV	10		75	125	_	_	—	115
Hold Time:		5	50	150	—	50	150	-	
Data after Read	<sup>t</sup> RDH	10	25	75	-	—	-	-	115

<sup>†</sup>Typical values are for  $T_A=25^{\circ}C$  and nominal voltages.

\*Maximum limits of minimum characteristics are the values above which all devices function.



Fig. 6 - Mode 1 CPU interface (READ) timing diagram.



Fig. 7 - Mode 0 block diagram (industry standard compatible).

4

Functional Definitions for CDP1854A Terminals Standard Mode 0

#### SIGNAL: FUNCTION

VDD:

Positive supply voltage.

MODE SELECT (MODE):

A low-level voltage at this input selects Standard Mode 0 Operation.

Vss:

Ground.

RECEIVER REGISTER DISCONNECT (RRD):

A high-level voltage applied to this input disconnects the Receiver Holding Register from the Receiver Bus.

RECEIVER BUS (R BUS 7 - R BUS 0): Receiver parallel data outputs.

### PARITY ERROR (PE):

A high-level voltage at this output indicates that the received parity does not compare to that programmed by the EVEN PARITY ENABLE (EPE) control. This output is updated each time a character is transferred to the Receiver Holding Register. PE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

#### FRAMING ERROR (FE):

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register. FE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

#### OVERRUN ERROR (OE):

A high-level voltage at this output indicates that the DATA AVAILABLE (DA) flag was not reset before the next character was transferred to the Receiver Holding Register. OE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

#### STATUS FLAG DISCONNECT (SFD):

A high-level voltage applied to this input disables the 3state output drivers for PE, FE, OE, DA, and THRE, allowing these status outputs to be bus connected.

#### RECEIVER CLOCK (RCLOCK):

Clock input with a frequency 16 times the desired receiver shift rate.

#### DATA AVAILABLE RESET (DAR):

A low-level voltage applied to this input resets the DA flip-flop.

#### DATA AVAILABLE (DA):

A high-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

#### SERIAL DATA IN (SDI):

Serial data received at this input enters the receiver shift register at a point determined by the character length. A high-level voltage must be present when data is not being received.

#### MASTER RESET (MR):

A high-level voltage at this input resets the Receiver Holding Register, Control Register, and Status Register, and sets the serial data output high. TRANSMITTER HOLDING REGISTER EMPTY (THRE): A high-level voltage at this output indicates that the

Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.

#### TRANSMITTER HOLDING REGISTER LOAD (THRL): A low-level voltage applied to this input enters the character on the bus into the Transmitter Holding Register. Data is latched on the trailing edge of this signal.

#### TRANSMITTER SHIFT REGISTER EMPTY (TSRE):

A high-level voltage at this output indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains at this level until the start of transmission of the next character.

#### SERIAL DATA OUTPUT (SDO):

The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop bit(s)) are serially shifted out on this output. When no character is being transmitted, a high-level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.

#### TRANSMITTER BUS (T BUS 0 - T BUS 7): Transmitter parallel data inputs.

#### CONTROL REGISTER LOAD (CRL):

A high-level voltage at this input loads the Control Register with the control bits (PI, EPE, SBS, WLS1, WLS2). This line may be strobed or hardwired to a high-level input voltage.

#### PARITY INHIBIT (PI):

A high-level voltage at this input inhibits the parity generation and verification circuits and will clamp the PE output low. If parity is inhibited the stop bit(s) will immediately follow the last data bit on transmission.

#### STOP BIT SELECT (SBS):

This input selects the number of stop bits to be transmitted after the parity bit. A high-level selects two stop bits, a low-level selects one stop bit. Selection of two stop bits with five data bits programmed selects 1.5 stop bits.



Fig. 8 - Mode 0 connection diagram.

#### WORD LENGTH SELECT 2 (WLS2): WORD LENGTH SELECT 1 (WLS1): These two inputs select the character length (exclusive of parity) as follows:

WLS2	WLS1	Word Length
Low	Low	5 Bits
Low	High	6 Bits
High	Low	7 Bits
High	High	8 Bits

#### EVEN PARITY ENABLE (EPE):

A high-level voltage at this input selects even parity to be generated by the transmitter and checked by the receiver. A low-level input selects odd parity.

TRANSMITTER CLOCK (TCLOCK):

Clock input with a frequency 16 times the desired transmitter shift rate.

# Description of Standard Mode 0 Operation (Mode Input=VSS)

#### 1. Initialization and Controls

The MASTER RESET (MR) input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting the SERIAL DATA OUTPUT (SDO) signal high. Timing is generated from the clock inputs, Transmitter Clock (TCLOCK) and Receiver Clock (RCLOCK), at a frequency equal to 16 times the serial data bit rate. When the receiver data input rate and the transmitter data output rate are the same, the TCLOCK and RCLOCK inputs may be connected together. The CONTROL REGISTER LOAD (CRL) input is pulsed to store the control inputs PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECT (SBS), and WORD LENGTH SELECT's (WLS1 and WLS2). These inputs may be hardwired to the proper voltage levels (VSS or VDD) instead of being dynamically set and CRL may be hardwired to VDD. The CDP1854A is then ready for transmitter and/or receiver operation.

#### 2. Transmitter Operation

For the transmitter timing diagram refer to Fig. 10. At the beginning of a typical transmitting sequence the Transmitter Holding Register is empty (THRE is HIGH). A character is transferred from the transmitter bus to the Transmitter

# CDP1854A, CDP1854AC

holding Register by applying a low pulse to the TRANS-MITTER HOLDING REGISTER LOAD (THRL) input causing THRE to go low. If the Transmitter Shift Register is empty (TSRE is HIGH) and the clock is low, on the next high-tolow transition of the clock the character is loaded into the Transmitter Shift Register preceded by a start bit. Serial data transmission begins 1/2 clock period later with a start bit and 5-8 data bits followed by the parity bit (if programmed) and stop bit(s). The THRE output signal goes high 1/2 clock period later on the high-to-low transition of the clock. When THRE goes high, another character can be loaded into the Transmitter Holding Register for transmission beginning with a start bit immediately following the last stop bit of the previous character. This process is repeated until all characters have been transmitted. When transmission is complete, THRE and Transmitter Shift Register Empty (TSRE) will both be high. The format of serial data is shown in Fig. 12. Duration of each serial output data bit is determined by the transmitter clock frequency (fCLOCK) and will be 16/f CLOCK.

#### 3. Receiver Operation

The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After the detection of a high-to-low transition on the SDI line, a divide-by-16 counter is enabled and a valid start bit is verified by checking for a low-level input 7-1/2 receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed), and stop bit(s) are shifted into the Receiver Shift Register at clock pulse 7-1/2 in each bit time. If programmed, the parity bit is checked, and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output voltage level) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) signal is raised. One-half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) signals become valid for the character in the Receiver Holding Register. The DA signal is also raised at this time. The 3-state output drivers for DA, OE, PE and FE are enabled when STATUS FLAG DISCONNECT (SFD) is low. When RECEIVER REGISTER DISCONNECT (RRD) goes low, the receiver bus 3-state output drivers are enabled and data is available at the RECEIVER BUS (R BUS 0 - R BUS 7) outputs. Applying a negative pulse to the DATA AVAILABLE RESET (DAR) resets DA. The preceding sequence of operation is repeated for each serial character received. A receiver timing diagram is shown in Fig. 11.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub>  $\pm$ 5%, t<sub>r</sub>,t<sub>f</sub>=20 ns, V<sub>IH</sub>=0.7 V<sub>DD</sub>, V<sub>IL</sub>=0.3 V<sub>DD</sub>, C<sub>L</sub>=100 pF, see Fig. 9.

CHARACTERISTIC			LIMITS				
		VDD	CDP1854A		CDP1854AC		
		(V)	Typ.†	Max.*	Typ.†	Max.*	
Interface Timing — Mode 0							
Minimum Pulse Width:		5	100	150	100	150	
CRL	<sup>t</sup> CRL	10	50	75	_	_	ns
Minimum Pulse Width:		5	200	400	200	400	
MR	tMR	10	100	200	_		ns
Minimum Setup Time:		5	40	80	40	80	
Control Word to CRL	tcwc	10	20	50	_		ns
Minimum Hold Time:		5	100	150	100	150	
Control Word after CRL	tccw	10	50	75	_		ns
Propagation Delay Time:		5	200	300	200	300	
SFD High to SOD	<sup>t</sup> SFDH	10	100	150	_		ns
SED Low to SOD	to	5	75	120	75	120	
	ISFDL	10	40	60			ns
RRD High to Receiver Register		5	200	300	200	300	
High Impedance	<sup>t</sup> RRDH	10	100	150	_		ns
RRD Low to Receiver Register Active	toop	5	100	150	100	150	
	<sup>I</sup> RRDL	10	50	75	_	—	ns

 $^\dagger Typical values are for T_A=25^\circ C$  and nominal voltages. \*Maximum limits of minimum characteristics are the values above which all devices function.



Fig. 9 - Mode 0 interface timing diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub>  $\pm$ 5%, t<sub>r</sub>,t<sub>f</sub>=20 ns, V<sub>IH</sub>=0.7 V<sub>DD</sub>, V<sub>IL</sub>=0.3 V<sub>DD</sub>, C<sub>L</sub>=100 pF, see Fig. 10.

CHARACTERISTIC							
		VDD	CDP1	854A	CDP1	854AC	UNITS
		(V)	Typ.†	Max.*	Typ.†	Max.*	
Transmitter Timing — Mode 0							
Minimum Clock Period	***	5	250	310	250	310	
	1CC	10	125	155	_	_	ns
Minimum Pulse Width:		5	100	125	100	125	
Clock Low Level	<sup>t</sup> CL	10	75	100	—		ns
Clock High Level	tou	5	100	125	100	125	
	<sup>1</sup> CH	10	75	100			ns
THRL	<b>*</b>	5	100	150	100	150	ns
	чтнтн	10	50	75			
Minimum Setup Time:		5	175	275	175	275	
THRL to Clock	tthC	10	90	150	-	_	ns
	tor	5	20	50	20	50	ns
	וטי	10	0	40	_	_	
Minimum Hold Time:		5	80	120	80	120	
Data after THRL	tтр	10	40	60	_	_	ns
Propagation Delay Time:		5	300	450	300	450	
Clock to Data Start Bit	tCD	10	150	225	_	—	ns
Clock to THRE	tor	5	200	300	200	300	ns
	·CT	10	100	150	_	-	
THRL to THRE	+	5	200	300	200	300	ns
		10	100	150			
Clock to TSBE	+	5	200	300	200	300	
CIOCK TO TSRE	utts.	10	100	150	_	_	ns

<sup>†</sup>Typical values are for T<sub>A</sub>=25°C and nominal voltages.

\*Maximum limits of minimum characteristics are the values above which all devices function.



\* THE HOLDING REGISTER IS LOADED ON THE TRAILING EDGE OF THRL

\* THE INCLUSION INCLUSION DEVICED FOR THE INFORMATION OF THE \*\* THE TRANSMITTER SHIFT REGISTER, IF EMPTY, IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST 1/2 CLOCK PERIOD +1THCAFTER THE TRAILING EDGE OF THRL, AND TRANS-MISSION OF A START BIT OCCURS 1/2 CLOCK PERIOD + 1CD LATER

92CM-31876RI



DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> ±5%, t<sub>r</sub>,t<sub>f</sub>=20 ns, V<sub>IH</sub>=0.7 V<sub>DD</sub>, V<sub>IL</sub>=0.3 V<sub>DD</sub>, C<sub>L</sub>=100 pF, see Fig. 11.

CHARACTERISTIC							
		VDD	CDP1854A		CDP1	854AC	UNITS
		(V)	Typ.†	Max.*	Typ.†	Max.*	
Receiver Timing — Mode 0							
Minimum Cleak Pariod		5	250	310	250	310	
	100	10	125	155	_	-	115
Minimum Pulse Width:		5	100	125	100	125	-
Clock Low Level	tCL	10	75	100	-	—	115
Clock High Level	tou	5	100	125	100	125	ne
	<sup>i</sup> CH	10	75	100	_		ns
DATA AVAILABLE RESET tDD	•	5	50	75	50	75	
	٢DD	10	25	40	-	_	ns
Minimum Setup Time:		5	100	150	100	150	
Data Start Bit to Clock	<sup>t</sup> DC	10	50	75	-	—	115
Propagation Delay Time:							
DATA AVAILABLE RESET to		5	150	225	150	225	ns
Data Available	tDDA	10	75	125	—	_	
Clock to Data Valid	topy	5	225	325	225	325	ns
	.000	10	110	175	-	_	=
Clock to Data Available	to	5	225	325	225	325	ns
	CDA	10	110	175			
Clock to Overrup Error	too=	5	210	300	210	300	ns
	COE	10	100	150		-	
Clock to Parity Error tCPE	tone	5	240	375	240	375	
	10	120	175	_	—	113	
Clock to Framing Error	torr	5	200	300	200	300	
	<sup>i</sup> CFE	10	100	150	—	-	115

<sup>†</sup>Typical values are for  $T_A\!=\!25^\circ\text{C}$  and nominal voltages. \*Maximum limits of minimum characteristics are the values above which all devices function.

### - CMOS Peripherals

### **CDP1854A, CDP1854AC**



★ IF A START BIT OCCURS AT A TIME LESS THAN t<sub>DC</sub> BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK

\* \* IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE

92CM- 31877

Fig. 11 - Mode 0 receiver timing diagram.



Fig. 12 - Serial data word format.