

CMOS Real-Time Clock Features

- CPU interface for use with general-purpose microprocessors
- Time of day/calendar
- Reads seconds, minutes, hours
- Reads day of month and month
- Alarm circuit with seconds, minutes or hours operation
- Power down mode
- Separate clock output selects 1 of 15 square wave signals
- Interrupt output activated by clock output and/or alarm circuit
- Data integrity sampling for clock rollover eliminated
- On-board oscillator 4.19 MHz. 2.09 MHz or 1.048 MHz
 - @ 10 V (CDP1879) crystal operation
 - 4.19 MHz, 2.09 MHz, 1.048 MHz or 32 kHz @ 5 V
 - (CDP1879C-1) crystal operation
 - 4.19 MHz, 2.09 MHz, 1.048 MHz or 32 kHz
 - @ 10 V or 5 V external clock operation

Addressable in memory space or CDP1800 series I/O mode

Low standby (timekeeping) voltage with external clock

The CDP1879 real-time clock supplies time and calendar information from seconds to months in BCD format. It consists of 5 separately addressable and programmable counters that divide down an oscillator input. The clock input can have any one of 4 possible frequencies, allowing flexibility in the choice of crystal or external clock sources. Using an external 32-kHz clock source, timekeeping can be performed down to 2.5 V (see Standby (Timekeeping) Voltage Operation).

The device can be memory-mapped for use with any general-purpose microprocessor and has the additional capability of operating in the CDP1800-series input/output mode.

The real-time clock functions as a time-of-day/calendar with an alarm capability that can be set for combinations of seconds, minutes or hours. Alarm time is configured by loading alarm latches that activate an interrupt output through a comparator when the counter and alarm latch values are equal.

Fifteen selectable square-wave signals are available as a separate clock output signal and can also activate the interrupt output. A status register is available to indicate the interrupt source. The value in an 8-bit control register determines the operational characteristics of the device, by selecting the prescaler divisor and the clock output, and controls the load and alarm functions.

A transparent "freeze" circuit precludes clock rollover during counter and latch access times to assure stable and accurate values in the counters and alarm latches.

The CDP1879 is functionally identical to the CDP1879C-1. The CDP1879 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1879C-1 has a recommended operating voltage range of 4 to 6.5 volts. The CDP1879 and the CDP1879C-1 are supplied in 24-lead hermetic dual-inline side-brazed ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).

OPERATION	FUNCTION
Read	1. Seconds, minutes, hours, date and month counters
	2. Status register to identify interrupt source
Write	1. Control register to set device operation
	2. Seconds, minutes, hours, date and month counters
	3. Alarm latches for alarm time
	 Tri-state interrupt output with active alarm or clock out circuitry for wake-up control.
Power Down	2. Data bus and address inputs are "DON'T CARE".
Interrupt	1. Clock out as source
	2. Alarm time as source
	3. Either interrupt can occur during normal or power down mode

CDP1879 MODES OF OPERATION

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
(Voltage referenced to Vss Terminal)	
CDP1879	0.5 to +11 V
CDP1879C-1	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to VDD +0 5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD)	
For TA = -40 to +60°C (PACKAGE TYPE E)	
For TA = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For TA = -55 to +100°C (PACKAGE TYPE D)	
For Ta = +100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D, H	55 to +125° C
PACKAGE TYPE E	40 to +85° C
STORAGE TEMPERATURE RANGE (Tstg)	65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING)	
At distance 1/16 \pm 1/32 in $$ (1.59 \pm 0.79 mm) from case for 10 s max $$ $$	

OPERATING CONDITIONS at T_A=Full Package-Temperature Range, unless otherwise noted. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CDF	P1879	CDP18	UNITS	
	Min.	Max.	Min.	Max.	7
DC Operating Voltage Range	4	10.5	4	6.5	v
Input Voltage Range	Vss	V _{DD}	Vss	V _{DD}	7 Y
DC Standby (Timekeeping) Voltage* VSTBY					
T₄ = −40° to +85°C [†]	3	-	3		↓ v
$T_{A} = 0^{\circ} \text{ to } +70^{\circ} \text{ C}$	2.5	-	2.5		1 Y
Clock Input Rise or Fall Time t _r ,t _f					1
V _{DD} = 5 V	_	10	_	10	
V _{DD} = 10 V	-	1	_	_	- <i>μ</i> s

*Timekeeping function only, no READ/WRITE accesses, 32-kHz external frequency source only, no crystal operation.

+See Standby (Timekeeping) Voltage Operation, Page 11.




TABLE I

Control Register Bit Assign	ment
Bit 1, 0	
Frequency 00 Select 01 10 11	32768 Hz 1.048576 MHz 2.097152 MHz 4.194304 MHz
Bit 2 Start/Stop Bit 3 Counter/Latch Control "0" = Write to counter an disable alarm "1" = Write to & enable alarr	
Clock Select Bits 7, 6, 5, 4 $0000 - \text{disable } \mu \text{s}$ $0001 - 488.2 \ \mu \text{s}$ $0010 - 976.5 \ \mu \text{s}$ $0011 - 1953.1 \ \mu \text{s}$ $0100 - 3906.2 \ \mu \text{s}$ $0101 - 7812.5 \ \mu \text{s}$ $0110 - 15.625 \ \text{ms}$ $0111 - 31.25 \ \text{ms}$	1000 — 62.5 ms 1001 — 125 ms 1010 — 250 ms 1011 — 500 ms 1100 — sec. 1101 — min. 1110 — hour 1111 — day

TABL	II 3.
------	-------

Addresses	A2	A1	A0				
Latch, Counter Seconds	0	1	0				
Latch, Counter Minutes	0	1	1				
Latch, Counter Hours	1	0	0				
Counter, Day	Counter, Day 1 0 1						
Counter, Month 1 1 0							
Control, Register 1 1 1							
Status Register 1 1 1							
MSB of hours counters (Bit 7) is an AM-PM bit. 0 = AM; 1 = PM.							
Bit 6 of hours counter controls 1	2/24 hr.	1 = 12 hr	:				
0 = 24 hr.							
Status Register: Bit 7 MSB = alar	rm						
Interrupt Source: Bit 6 = clock	-						
MSB of Month Counter (Bit 7) is	a Leap \	Year Bit () = No,				
1 = Yes.							

STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85° C VDD \pm 5%, Except as noted

		со	CONDITIONS LIMITS								
CHARACTERISTIC		Vo	VIN	VDD		CDP1879)	CI	DP1879C	-1	
		(V)	(V)	(V)	Min.	Тур.•	Max.	Min.	Тур.•	Max.	
Quiescent Device (Current IDD		0, 5 0, 10	5 10	_	0.01	50 200	_	0.02	200	μA
Output Low Drive (Sink	0.4	0, 10	5	1.8	4	200				+
Current, Data Bus		0.4	0, 5	10	3.6	7			+		4
Output High Drive		4.6	0, 10	5	-1.1	-2.3	_	-1.1	-2.3		4
Current, Data Bus		9.5	0, 3	10	-2.6	-4.4		-1.1	-2.5		-
Output Low Drive (0.4	0, 10	5	0.6	1.4		0.6	1.4		4
Current, Clock Out		0.4		10	1.2	3					-
			0, 10	+					ļ		mA
Output High Drive	• •	4.6	0, 5	5	-1.1	-2.3		-1.1	-2.3		-
Current, Clock Out		9.5	0, 10	10	-2.6	-4.4			<u> </u>	<u> </u>	4
Output Low Drive (. ,	0.4	0,5	5	0.2	0.9		0.2	0.9		4
Current, XTAL Out		0.5	0, 10	10	0.4	2		-	-		4
Output High Drive		4.6	0, 5	5	-0.15	-0.4		-0.15	-0.4		-
Current, XTAL Out	Іон	9.5	0, 10	10	-0.3	-0.7	-		<u> </u>	-	
Output Voltage	140.1	-	0, 5	5	-	0	0.1		0	0.1	
Low-Level	Vol‡		0, 10	10		0	0.1		<u> </u>		4
Output Voltage		-	0, 5	5	4.9	5	-	4.9	5	-	1
High Level VOH:			0, 10	10	9.9	10					- v
Input Low Voltage	VIL	0.5,4.5	_	5 10	_		1.5 3		_	1.5	
Input High Voltage	Viн	0.5,4.5	_	5	3.5	-	-	3.5	-	-	1
		0.5,9.5 Any	0, 5	10 5	7						
Input Leakage Cur	rent lin	Input	0, 10	10	_	_	±2		_		
3-State Output		0, 5	0,10	5	-		±1		_	±1	μΑ
Leakage Current	Ιουτ	0, 10	0,5	10	_		±1	_		_	
Operating Current		0, 10	0, 10	10		<u> </u>	± 1				
External Clock	32 kHz	_	_	5	_	0.01	0.15	_	0.01	0.15	
•	1 MHz	1		5	- 1	0.2	1	_	0.2	1	1
	2 MHz	+		5	<u>† </u>	0.35	1.5		0.35	1.5	1
	4 MHz	-	<u> </u>	5	t	0.7	2		0.7	2	1
	32 kHz	-		10	<u>+ _ </u>	0.03	0.25		_		1
-	1 MHz	-		10		0.4	2	_		_	1
	2 MHz	+	-	10		0.8	3			-	1
	4 MHz	-		10		1.6	4.5	_		<u> </u>	mA
XTAL Oscillator**	32 kHz	+		5		0.1	0.25		0.1	0.25	1
	1 MHz	+		5		0.3	0.5		0.3	0.5	1
	2 MHz	-	_	5		0.0	0.6		0.0	0.6	-
4 MHz 1 MHz 2 MHz		-		5	<u>+</u>	0.6	0.8		0.4	0.8	1
		+		10		1.6	3				-
		-	_	10		1.8	3.5	_			-
	4 MHz	+		10	+	2	5	<u> </u>	+	+ -	-
Input Capacitance					+	5	7.5		5	7.5	+
					<u> </u>						pF
Output Capacitanc						10	15		10	15	<u> </u>
Maximum Clock Ri	ise tr,tf			5	<u>↓ </u>	<u>↓</u>	10	<u>↓ −</u>	<u> </u>	10	μs
and Fall Times		1 -	—	10	-		1	-	-	-	_

•Typical values are for TA = 25°C and nominal V_{DD}. ‡IOL = IOH = 1 μ A. *Operating current measured with clockout = 488.2 μ s and no load; ** See Table III and Fig. 6 for oscillator circuit information. 4

RITE AN	ND READ REG	ISTERS		1	WRITE C	DNLY	REG	ISTER	S			
SCD FOR	RMAT											
DB7			DB0		DB7							DB0
TE	ENS 0-5	UNITS 0-9			7	6	5	4	3	2	1	0
SECO	NDS COUNTEI	R (00-59)			CONT	FROL	REG	ISTER	ł			
	ΓENS 0-5	UNITS 0-9	DB0		DB2 - DB3 -	STAI	RT/S		RM L	АТСН	CON	TROL
MINUT	TES COUNTER	(00-5 9)			DB7							DB0
DB7			DB0			ENS 0	-5	, ,	ι	JNITS	0-9	<u>DB</u> O
x	X TENS 0-2	UNITS 0-9			SECC	NDS	ALA	RM LA	тсн	(00-59)	L
DB7 0: DB6 0:	S COUNTER (0 =AM, 1=PM =24 HR, 1=12 H	R			DB7	TEN						DB0
DB7	T		DB0		DB7		ALAN			JU-5 9)		DB0
	TENS 0-3				x	x		ENS)-2	ι	JNITS	0-9	
(01-28, DB7	, 29, 30, 31)	TTT	DB0			R, DB7	7=0 A	LATC M, 1=F		-12 or	00-23	3)
X	TENS 0 or 1	UNITS 0-9			READ	ONL	Y RE	GISTE	R			
MONT	H COUNTER				DB7	DB6						DB0
	1 DEC=12) =NO LEAP YEA	R			x	х	0	0	0	0	0	0
	LEAP YEAR				DB7=	1 ALA	RM	ATUS	IT AC	TIVA		
STER T	RUTH TABLE				DB6=	1 CLC	JCK (DUTPI	JIAC	IIVA	IEDI	NI

EGISTER TRUTH TARLE

PROGRAMMING MODEL

ADDRESS			ACTIVE	SIGNAL	BIT 3		
A2	A1	AO	TPB/WR	RD	CONTROL REGISTER	REGISTER OPERATION	
0	1	0	x		0	Write Seconds Counter	
0	1	0		x	0	Read Seconds Counter	
0	1	1	х	_	0	Write Minutes Counter	
0	1	1	_	x	0	Read Minutes Counter	
1	0	0	x	-	0	Write Hours Counter	
1	0	0	_	x	0	Read Hours Counter	
1	0	1	x	_	0	Write Date Counter	
1	0	1	_	x	0	Read Date Counter	
1	1	0	x	_	0	Write Month Counter	
1	1	0	_	x	0	Read Month Counter	
0	1	0	x	_	1	Write Seconds Alarm Latch	
0	1	1	x	_	1	Write Minutes Alarm Latch	
1	0	0	х	_	1	Write Hours Alarm Latch	
1	1	1	х	_	_	Write Control Register	
1	1	1	_	x	_	Read Int. Status Register	

GENERAL OPERATION

The real-time clock contains seconds, minutes, and hours, date and month counters that hold time of day/calendar information (see Fig. 2). The frequency of an intrinsic oscillator is divided down to supply a once-a-second signal to the counter series string. The counters are separately addressable and can be written to or read from

The real-time clock contains seconds, minutes and hour write-only alarm latches that store the alarm time (see Fig. 3). When the value of the alarm latches and counters are equal, the interrupt output is activated. The interrupt output can also be activated by a clock output transition. The clock output is derived from the prescaler and counters and can be one of 15 square-wave signals. The value in the read-only interrupt status register identifies the interrupt source.

Operational control of the real-time clock is determined by the byte in a write-only control register. The 8-bit value in this register determines the correct divisor for the prescaler, a data direction and alarm enable bit, clock output select, and start/stop control (see Fig. 4).

Data transfer and addressing are accomplished in two modes of operation, memory mapping and I/O mapping using the CDP1800-series microprocessors. The mode is selected by the level on an input pin. (I-O/MEM). Memory mapping implies use of the address lines as chip selects and address inputs using linear selection or partial or full decoding methods. I/O mapping with the CDP1800-series microprocessors involves use of the N line outputs in conjunction with input and output instructions to transfer data to and from memory.




Fig. 2 - Functional diagram - time counters highlighted.




Fig. 3 - Functional diagram – alarm circuit, clock output, interrupt, and status registers highlighted

OPERATIONAL SEQUENCE

Power is applied and the real-time clock is reset. This sets the interrupt output pin high. After the CS pin is set high and with address 7 on the address input lines, the control register is loaded via the data bus to configure the clock.

With selective addressing, the seconds through month counters are then written to and loaded to set the current time. The real-time clock will now hold the current "wall clock" time, with an accuracy determined by the crystal or external clock used. If the alarm function is desired, the control register is accessed and loaded again. This new byte will allow subsequent time data to be entered into the seconds, minutes and hours alarm latches. This sequence is also used when selecting one of the 15 available clock-out signals.

If the alarm function was selected, the interrupt output pin will be set low when the values in the seconds, minutes and hour alarm latches match those in the seconds, minutes and hour counters.

If one of the 15 sub second-to-day clock outputs is selected by the byte in the control register, the clock output pin toggles at that frequency (50% duty cycle). The interrupt output will also be set low on the first clock out negative transition. The interrupt source (alarm or clock out) can be determined by reading the interrupt status register. The clock output can be deselected by placing zero in the upper nibble of the control register if the alarm function is selected as the only interrupt source.

COUNTERS (See Fig. 2)

The counter section consists of an on-board oscillator, a prescaler and 5 counters that hold the time of day/calendar information.

1 of 4 possible external crystals determine the frequency of the on-board oscillator (32,768 Hz, 1.048576 MHz, 2.097152 MHz, 4.194304 MHz). The oscillator output is divided down by a prescaler that supplies a once-a-second pulse to the counters. The seconds counter divides the pulse by 60 and its output clocks the minute counter every 60 seconds. Further division by the minutes, hours, day of month and month counters result in 5 counters holding data that reflects the time/calendar from seconds to months. The counters are addressed separately and BCD data is transferred to and from via the data bus. The most significant




Fig. 4 - Functional diagram - control register highlighted.

bit of the hours counter (Bit 7) is user programmed to indicate AM or PM and will be inverted every 12th hour. (0 = AM, 1 = PM). Bit 6 of the hours counter is user programmed to enable the hours counter for 12 or 24 hour operation. (0 = 24, 1 = 12). If 24-hour operation is selected, the AM-PM bit is "don't care", but still toggles every 12th hour. Writing to the seconds counter resets the last 7 stages of the prescaler, allowing time accuracy to approximately 1/100 of a second.

The most significant bit of the month counter is a Leap Year bit. If it is set to "1", the counter will count to February 29, then roll to March 1. If set to "0" it will go to March 1st after February 28th.

ALARM AND INTERRUPT STATUS REGISTER (See Fig. 3)

The alarm circuit consists of 1) seconds, minutes and hour alarm latches that hold the alarm time, 2) the outputs of the seconds, minutes and hour counters, and 3) a comparator that drives an interrupt output. The comparator senses the counter and alarm latch values and activates the interrupt output (active low) when they are equal.

The write-only alarm latches have the same addresses as their comparable counters. Bit 3 in the control register

determines data direction to the latches or counters and alarm enabling. For example, during a write cycle, if bit 3 in the control register is a "1", addressing the seconds counter or alarm latch will load the seconds alarm latch from the data bus and will enable the alarm function. Conversely, if bit 3 in the control register is a "0", addressing the seconds counter or alarm latch during a write cycle will place the value on the data bus into the seconds counter and will disable the alarm function. The interrupt output can be activated by the alarm circuit or the clock output. When an interrupt occurs, the upper two bits of the interrupt status register identify the interrupt source. The interrupt status register has the same address as the control register. Addressing the interrupt status register with the RD line active will place these register bits on the data bus. Bits 0-5 are held low. A "1" in bit 6 represents a clock output transition as the interrupt source. A "1" in bit 7 will identify the alarm circuit as the interrupt source.

Activating the reset pin (active low) resets the hour latch to "30" which prevents a match between alarm and time registers during an initialization procedure. Activating the reset pin or writing to the control register resets the interrupt output (high) and clears the interrupt status register. 4

CLOCK OUTPUT (See Table I and Fig. 3)

One of 15 counter and prescaler overflows can be selected as a 50% duty cycle output signal that is available at the "clock out" pin. The frequency is selected by the upper nibble in the control register. For example, selecting a onesecond clock output will result in a repetitive signal that will be high for 500 ms and low for the same period. The high-tolow transition of the output signal will set the clock bit in the status register and activate the interrupt output. The level of the "clock out" signal is derived from the value in the counter. Example: if hours clock is selected and the minutes counter holds 4 minutes, the clock out will be low for 26 minutes and high for 30 minutes. Thereafter, the clock out will toggle at a 50% duty cycle rate.

CONT	ROL RI	EGISTE	R (See	Table	I and Fi	g. 4)	
BIT			•			• •	BIT
						r	

		7	6	5	4	3	2	1	0
--	--	---	---	---	---	---	---	---	---

CONTROL REGISTER BYTE

The 8-bit value in the control register determines the following:

 Bit 0 and 1 — Frequency Select — Since there are one of 4 possible crystals the oscillator in the real-time clock can operate with, these bit levels determine the prescaler divisor so that an accurate one second pulse is supplied to the counter series string.

BIT 1	BIT 0	FREQUENCY
0	0	32,768 Hz
0	1	1.048576 MHz
1	0	2.097152 MHz
1	1	4.194304 MHz

- Bit 2 Start-Stop Control Counter enabling is controlled by the value at this location. A "1" will allow the counters to function and a "0" in this location will disable the counters.
- Bit 3 Counter/Latch Control The level at this location controls two functions. It is required since the counters and alarm latches have the same addresses.
 - A "0" in bit 3 will direct subsequent data to or from the counter selected and the alarm function will be disabled.
 - 2) A "1" in bit 3 will direct subsequent data to or from the alarm latch and will enable the alarm.
- 4. Bits 4 to 7 Clock Select These bits select one of 15 square-wave signals that will be present at the "clock-out" pin. If bits 4 to 7 are zero's, the clock output pin will be high. If a clock is selected, the first high-to-low clock out transition will activate the interrupt pin (active low) and place a "1" in bit 6 of the status register. Writing to the control register or activating the reset pin will set the interrupt pin high and reset the interrupt status register.

Normal operation requires the control register to be written to and loaded first with a control word. However, subsequent writing to a counter if a "clock out" is selected may cause an interrupt out signal. Therefore, "clock-out" should be deselected by writing zero's into bits 4 through 7 if the interrupt is used. When the counters are loaded, the control register is again written to with the value in the upper nibble selecting the "clock out" signal. See Table I.

READ AND WRITE SIGNALS

When the I-O/MEM pin is low, the real-time clock is enabled for memory mapped operation. Data on the bus is placed in, or read from a counter, alarm latch or register by 1) placing the CS pin high, 2) selective addressing, 3) placing the TPB/WR pin low during a write cycle with the RD pin high or 4) setting the RD pin low during a read cycle with the TPB/WR pin high.

The I/O mapping mode used with the CDP1800 series microprocessor is selected by setting the I-O/MEM pin high. The TPB/WR pin on the real-time clock is connected to the TPB output pin of the microprocessor. Data on the bus is written to or read from the counters, latches and registers by 1) placing the CS pin high, 2) selective addressing utilizing the microprocessor N lines and I/O instructions, 3) placing the TPB/WR pin high with the RD pin low during an output or write operation (data is latched on TPB's trailing edge), 4) setting the RD line high during an input or read on the bus by the real-time clock between the trailing edges of TPA and TPB.

FREEZE CIRCUIT

Since writing to or reading from the counters or alarm latches is performed asynchronously, the once-a-second signal from the prescaler may pulse the counter series string during these operations. This can result in erroneous data. To avoid this occurring, a transparent "freeze" circuit is incorporated into the real-time clock. This circuit is designed to trap and hold the one-second input clock transition if it occurs during access times. When the operations are completed, it is inserted into the counter series string. To utilize the "freeze" circuit, address "1" (A0 = 1, A1 = 0, A2 = 0) is selected first while performing a write operation. Read or write accesses may now be performed with assurance the data is stable. All operations must be concluded within 250 ms of the address "1" access. If memory mapping any dummy write operation after selecting address "1" will set the "freeze" circuit. If using the I/O mode, a 61 output instruction will perform the same function. There is no time restriction on subsequent accesses as long as the read or write operations are preceded by selecting address "1".

POWER DOWN

Power down operation is initiated with a low signal on the "POWER DOWN" input pin. In conjunction with the interrupt output, it is used to supply external control circuits with a 3 level control signal. The operating current is not appreciably reduced during "POWER DOWN" operation. When power down is initiated, any inputs on the address or data bus are ignored. The clock output is set low. The interrupt output is tri-stated. If enabled previously, the alarm circuitry is active and will set the interrupt output pin low when alarm time occurs. The interrupt output will also go low if a clock was selected and an internal high-to-low transition occurs during power down. The clock output pin will remain low. If power down is initiated in the middle of a read or write sequence, it will not become activated until the read or write cycle is completed.

PIN FUNCTIONS

VDD, VSS — Power and ground for device.

DB0 — **DB7** — **DATA BUS** — 8-bit bidirectional bus that transfers BCD data to and from the counters, latches and registers.

A0, A1, A2 — Address inputs that select a counter, latch or register to read from or write to.

TPA — Strobe input used to latch the value on the chip select pin. CS is latched on the trailing edge of TPA. During memory mapping, it is used to latch the high order address bit used for the chip select. When the real-time clock is used with other microprocessors, or when the high order address of the CDP1800 series microprocessor is externally latched, it is connected to VDD. In the input/output mode, it is used to gate the N lines.

I-O/MEM — Tied low during memory mapping and high when the input/output mode of the CDP1800 series microprocessor is used.

RD, **TPB/WR** — **DIRECTION SIGNALS** — Active signals that determine data direction flow. In the memory mapped mode, data is <u>placed</u> on the bus from the counters or status register when RD pin is active.

Data is transferred to a counter, latch or the control register when RD is high and TPB/WR is active and latched on the trailing edge (low to high) of the TPB/WR signal.

In the input/output mode, data is placed on the bus from a counter or status register when RD is not active between the trailing edges of TPA and TPB. Data on the bus is written to a counter, latch, or the control register during TPB when RD

is active and latched on TPB's trailing edge. The following connections are required between the microprocessor and real-time clock in the CDP1800 series I/O mode.

MICROPROCESSOR REAL-TIME CLOCK

MRD	.RD
трв	.TPB/WR
ТРА	.TPA
N LINES	.ADDRESS LINES
I-O/MEM	.VDD

CS — CHIP SELECT — Used to enable or disable the inputs and outputs. TPA is used to strobe and latch a positive level on this pin to enable the device.

XTAL AND XTAL — The frequency of the internal oscillator is determined by the value of the crystal connected to these pins. "XTAL" may be driven directly by an external frequency source.

CLOCK OUT — 1 of 15 square wave frequencies will appear at this pin when selected. During power down, this pin will be placed low, and will be high during normal operation when the clock is deselected.

POWER DOWN — **POWER DOWN CONTROL** — A low on this pin will place the device in the power down mode.

INT — Interrupt Output — A low on this pin indicates an active alarm time or high-to-low transition of the "clock out" signal.

RESET — A low on this pin clears the status register and places the interrupt output pin high.

FREQUENCY INPUT REQUIREMENTS

The Real-Time Clock operates with the following frequency input sources:

- An external crystal that is used with the on-board oscillator. The oscillator is biased by a large feedback resistor and oscillates at the crystal frequency (see Fig. 6, Table 111).
- An external frequency input that is supplied at the XTAL input. XTAL is left open (see Fig. 5). A typical external oscillator circuit is shown in Fig. 7 in section, "Standby (Timekeeping) VOLTAGE OPERATION".

TABLE III - Typical Oscillator Circuit Parameters for Suggested Oscillator Circuit, see Fig. 6

PARAMETERS	4.197 MHz	2.097 MHz	1.049 MHz	32768 Hz*	UNITS
Rr	22	22	22	22	MΩ
Co	39	39	39	39	pF
Cı	5	5	5	5	pF
Rs	_			200	KΩ
CL	_			91	pF
Crystal Impedance	73	200	200	50K (max.)	Ω

*CDP1879C-1 only

FREQUENCY INPUT REQUIREMENTS (Cont'd)

Design Considerations for Stable Crystal Oscillation

 Stray capacitances should be minimized for best oscillator performance. Circuit board traces should be kept to a maximum of 1 inch, and there should be no parallel traces.




Fig. 5 - Connections for an external-frequency source applied to real-time clock.

- 2. A signal line or power source line must not cross or go near the oscillator circuit line.
- 3. It is advisable to put a 0.1-microfarad capacitor between VDD and Vss of the CDP1879.




Fig. 6 - Suggested oscillator circuit applied to real-time clock (see Table III).

STANDBY (TIMEKEEPING) VOLTAGE OPERATION

When any one of the four specified crystals is used with the on-board oscillator, the Real-Time Clock can operate at a minimum of 4 volts VDD. However, at 32 kHz the clock will run (timekeeping only, no device READ/WRITE accesses) down to 3 volts at -40° to $+85^\circ$ C and 2.5 volts at 0° to $+70^\circ$ C. To achieve this low voltage operation, an external 32-kHz

clock source must be supplied at the XTAL input (see Fig. 7). The standby requirements for CHIP SELECT/DESELECT are listed in Table IV, and Fig. 8 indicates the timing waveforms. Fig. 9 illustrates the typical timekeeping curve over the full temperature range.




Fig. 7 - Typical external clock-source circuit.

Table IV - Standby (Timekeeping) Characteristics at Full-Temperature Range

CHARACTERISTIC		VDD	VSTBY	LIMITS				
				CDP1879		CDP1879C-1		UNITS
		(V)	(V)	Min.	Max.	Min.	Max.	
Chip Deselect to Standby		5	2.5, 3	2	-	2	- 1	
(Timekeeping) Voltage Time	ICSTBY	10	2.5, 3	1	- 1	-	_	μs
Recovery to Normal	t _{RC}	5	2.5, 3	2	- 1	2	_	1
Operation Time		10	2.5, 3	1		-	- 1	

STANDBY (TIMEKEEPING) VOLTAGE OPERATION (Cont'd)




Fig. 8 - Standby (timekeeping) voltage- and timing-waveforms.




Fig. 9 - Typical standby (timekeeping) voltage vs. full-temperature range.

APPLICATIONS

A typical application for this real-time clock is as a wake-up control to a CPU to reduce total system power in intermittent-use systems. A hookup diagram illustrating this feature is shown in Fig. 10. In this configuration, the alarm and power-down features of the CDP1879 are utilized in the control of the sleep and wake-up states of the CPU. A typical shut-down/start-up sequence for this system could proceed as follows:

- 1. The CPU has finished a current task and will be inactive for the next six hours.
- 2. The CPU loads the CDP1879 alarm registers with the desired wake-up time.
- The CDP1800 Q output is set high, which stops the CPU oscillator (as an alternative, in an NMOS system, power to all components except the clock chip could be shut off).
- 4. This Q output signal is received by the CDP1879 as a power-down signal.
- 5. The CDP1879 tri-states the interrupt output pin.
- 6. The CDP1879 eventually times out, and sets an alarm by driving the INT output low.
- The alarm signal resets the CPU (to avoid oscillator start-up problems) and flags the processor for a warmstart routine.
- The CPU, once into its normal software sequence, writes to the CDP1879 control register to reset the interrupt request.




Fig. 10 - CPU wake-up circuit using the CDP1879 real-time clock.




Fig. 11 - Typical CDP1802 memory-mapped system.




Fig. 12 - CDP1800-series memory-mapped write-cycle timing waveforms.




Fig. 13 - CDP1800-series memory-mapped read-cycle timing waveforms.




Fig. 14 - Typical CDP1802 input/output-mapped system.




Fig. 15 - CDP1800-series input/output-mapping timing waveforms with output instruction




Fig. 16 - CDP1800-series input/output-mapping timing waveforms with input instruction

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85° C,

Input t_r,t_f = 10 ns, C_L = 50 pF

			LIMITS				
CHARACTERISTIC		V _{DD} (V)	CDP1879		CDP1879C-1		UNITS
Read Cycle Times (see Fig. 17)			Min.†	Max.	Min.†	Max.	
Data Access from Address	tDA	5		400	_	400	
	IDA	10	-	190		-	
Read Pulse Width	tRD	5	270	-	270	—	
	(RD	10	160		_	- 1	
Data Access from Read	tDR	5	-	375	-	375	1
Data Access from Read	(DR	10	-	170	-	- 1	ns
Address Hold after Read	tBH	5	0		0	—	
	INH	10	0	-	-]	
Output Hold after Read	4011	5	50	230	50	230	
	tDH	10	40	130	-	- 1	
Chip Select Setup to TPA	100	5	50		50	_	
	tcs	10	30	_	-	_	

†Time required by a limit device to allow for the indicated function




Fig. 17 - Read-cycle timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to +85° C,

Input t_r,t_f = 10 ns, C_L = 50 pF

CHARACTERISTIC		VDD	VDD CDP1879		CDP1879C-1		UNITS
Write Cycle Times (see Fig. 18)		(V)	Min.†	Max.	Min.†	Max.	
Addross Setur to Write	tAS	5	225		225	-	
Address Setup to Write	IAS	10	110	- 1	_	-	
Write Pulse Width	twn	5	150	—	150	-	
write Pulse width	(WH	10	70	-	-	-	
Data Satur ta Write	+D0	5	65	-	65	-	1
Data Setup to Write	tDS	10	30	- 1	- 1	_	ns
Address Hold after Write	4411	5	0	-	0		1
Address Hold after write	tAH	10	0	-	-	-	
Data Hold after Write	twH	5	150	_	150	-	1
Data hold after Write	(WH	10	80	-	-	-	
Chip Select Setup to TPA	100	5	50	-	50]
	tCS	10	30	-	-	-	

†Time required by a limit device to allow for the indicated function.




Fig. 18 - Write-cycle timing waveforms.