



# CDP1881, CDP1881C, CDP1882, CDP1882C

## CMOS 6-Bit Latch and Decoder Memory Interfaces



92CS-34998R1  
**CDP1881, CDP1881C  
TERMINAL ASSIGNMENT**



92CS-34999  
**CDP1882, CDP1882C  
TERMINAL ASSIGNMENT**

### Features

- Performs memory address latch and decoder functions multiplexed or non-multiplexed
- Decodes up to 16 K-bytes of memory
- Interfaces directly with CDP1800-series microprocessors at maximum clock frequency
- Can replace existing CDP1866 and CDP1867 (upward speed and function capability)

The RCA-CDP1881 and CDP1882 are CMOS 6-bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems. They can interface directly with the multiplexed address bus of this system at maximum clock frequency, and up to four 4K x 8-bit memories to provide a 16K-byte memory system. With four 2K x 8-bit memories an 8K-byte system can be decoded.

The devices are also compatible with non-multiplexed address bus microprocessors. By connecting the clock input to VDD, the latches are in the data-following mode and the decoded outputs can be used in general-purpose memory-system applications.

The CDP1881 and CDP1882 are intended for use with 2K or 4K-byte RAMs and are identical except that in the CDP1882 MWR and MRD are excluded.

The CDP1881 and CDP1882 are functionally identical to the CDP1881C and the CDP1882C. They differ in that the CDP1881 and CDP1882 have a recommended operating voltage range of 4 to 10.5 volts and their C versions have a recommended operating voltage range of 4 to 6.5 volts.

The CDP1881 and CDP1882 are supplied in 20-lead and 18-lead packages, respectively. The CDP1881 is supplied only in a dual-in-line plastic package (E suffix). The CDP1882 is supplied in dual-in-line, hermetic side-brazed ceramic (D suffix) and in plastic (E suffix) packages.

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>)

(Voltage referenced to V<sub>SS</sub> terminal)

CDP1881 and CDP1882 ..... -0.5 to +11 V

CDP1881C and CDP1882C ..... -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS

..... -0.5 to V<sub>DD</sub> + 0.5 V

DC INPUT CURRENT, ANY ONE INPUT

..... ±10 mA

POWER DISSIPATION PER PACKAGE (P<sub>D</sub>)

For T<sub>A</sub> = -40 to +60°C (PACKAGE TYPE E) ..... 500 mW

For T<sub>A</sub> = +60 to +85°C (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/°C to 200 mW

For T<sub>A</sub> = -55 to +100°C (PACKAGE TYPE D) ..... 500 mW

For T<sub>A</sub> = +100 to 125°C (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For T<sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100 mW

OPERATING-TEMPERATURE RANGE (T<sub>A</sub>):

PACKAGE TYPE D ..... -55 to +125°C

PACKAGE TYPE E ..... -40 to +85°C

STORAGE-TEMPERATURE RANGE (T<sub>stg</sub>)

..... -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING)

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max ..... +265°C

CMOS Peripherals  
**CDP1881, CDP1881C,  
 CDP1882, CDP1882C**

**OPERATING CONDITIONS at TA = Full Package-Temperature Range.**

**For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:**

CHARACTERISTIC	LIMITS				UNITS
	CDP1881, CDP1882		CDP1881C, CDP1882C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	VSS	VDD	VSS	VDD	

**STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD ± 5%, Except as noted**

CHARACTERISTIC		CONDITIONS			LIMITS						UNITS
		Vo (V)	VIN (V)	VDD (V)	CDP1881 CDP1882			CDP1881C CDP1882C			
					Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current	IDD	—	0, 5	5	—	1	10	—	5	50	μA
		—	0, 10	10	—	10	100	—	—	—	
Output Low Drive (Sink) Current	IOL	0.4	0, 5	5	1.6	3.2	—	1.6	3.2	—	mA
		0.5	0, 10	10	3.2	6.4	—	—	—	—	
Output High Drive (Source) Current	IOH	4.6	0, 5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA
		9.5	0, 10	10	-2.3	-4.6	—	—	—	—	
Output Voltage Low-Level	VOL‡	—	0, 5	5	—	0	0.1	—	0	0.1	V
		—	0, 10	10	—	0	0.1	—	—	—	
Output Voltage High-Level	VOH‡	—	0, 5	5	4.9	5	—	4.9	5	—	
		—	0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage	VIL	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	μA
		1, 9	—	10	—	—	3	—	—	—	
Input High Voltage	VIH	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	
		1, 9	—	10	7	—	—	—	—	—	
Input Leakage Current	IIN	Any Input	0, 5	5	—	—	±1	—	—	±1	μA
			0, 10	10	—	—	±2	—	—	—	
Input Capacitance	CIN	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance	COUT	—	—	—	—	10	15	—	10	15	
Operating Device Current	IDD1 Δ	0, 5	0, 5	5	—	—	2	—	—	2	mA
		0, 10	0, 10	10	—	—	4	—	—	—	
Minimum Data Retention Voltage	VDR	VDD = VDR			—	2	2.4	—	2	2.4	V
Data Retention Current	IDR	VDD = 2.4 V			—	0.01	1	—	0.5	5	μA

\*Typical values are for TA = 25°C

‡IOL = IOH = 1 μA

ΔOperating current is measured at 200 kHz for VDD = 5 V and 400 kHz for VDD = 10 V, with outputs open circuit. (Equivalent to typical CDP1800 system at 3.2 MHz, 5-V; and 6.4 MHz, 10-V).

4

# CDP1881, CDP1881C, CDP1882, CDP1882C




Fig. 1 - Functional diagram for the CDP1881, CDP1881C.




Fig. 2 - Functional diagram for the CDP1882, CDP1882C.

### TRUTH TABLES for the CDP1881, CDP1881C and CDP1882, CDP1882C.

INPUTS						OUTPUTS			
$\overline{MWR}$	$\overline{MRD}$	$\overline{CE}$	CLK	MA4	MA5	$\overline{CS0}$	$\overline{CS1}$	$\overline{CS2}$	$\overline{CS3}$
1	1	X	X	X	X	1	1	1	1
X	X	1	X	X	X	1	1	1	1
0	X	0	1	0	0	0	1	1	1
0	X	0	1	1	0	1	0	1	1
0	X	0	1	0	1	1	1	0	1
0	X	0	1	1	1	1	1	1	0
0	X	0	0	X	X	PREVIOUS STATE			
X	0	0	1	0	0	0	1	1	1
X	0	0	1	1	0	1	0	1	1
X	0	0	1	0	1	1	1	0	1
X	0	0	1	1	1	1	1	1	0
X	0	0	0	X	X	PREVIOUS STATE			

$\Delta$ CDP1881, CDP1881C Only

INPUTS			OUTPUTS
$\overline{CE}$	CLK	MA0, MA1, MA2, MA3	A8, A9, A10, A11
X	1	1	1
X	1	0	0
X	0	X	PREVIOUS STATE

Logic 1 = High, Logic 0 = Low, X = Don't Care

# CDP1881, CDP1881C, CDP1882, CDP1882C

**DYNAMIC ELECTRICAL CHARACTERISTICS** at TA = -40 to +85°C, VDD ± 5%, tr, tf = 20 ns,  
VIH = 0.7 VDD, VIL = 0.3 VDD, CL = 100 pF, See Fig. 3.


CHARACTERISTIC	VDD (V)	LIMITS						UNITS	
		CDP1881, CDP1882			CDP1881C, CDP1882C				
		Min.	Typ.*	Max.Δ	Min.	Typ.*	Max.Δ		
Minimum Setup Time, Memory Address to CLOCK, tMACL	5 10	—	10	35	25	—	10	35	ns
Minimum Hold Time, Memory Address After CLOCK, tCLMA	5 10	—	8	25	25	—	8	25	
Minimum CLOCK Pulse Width, tCLCL	5 10	—	50	75	40	—	50	75	
Propagation Delay Times:	5	—	75	150	—	75	150		
Chip Enable to Chip Select, tCECS	10	—	45	100	—	—	—		
MRD or MWR to Chip Select*, tMCS	5 10	—	75	150	100	—	75	150	
CLOCK to Chip Select, tCLCS	5 10	—	100	175	125	—	100	175	
CLOCK to Address, tCLA	5 10	—	100	175	125	—	100	175	
Memory Address to Chip Select, tMACS	5 10	—	100	175	125	—	100	175	
Memory Address to Address, tMAA	5 10	—	80	125	60	—	80	125	

4

\*Typical values are for TA = 25°C.

ΔMaximum limits of minimum characteristics are the values above which all devices function.

\*For the CDP1881 and CDP1881C types only.



92CM-37295

Fig. 3 - CDP1881 and CDP1882 timing waveforms.



# CMOS Peripherals CDP1881, CDP1881C, CDP1882, CDP1882C

4




Fig. 5 - CDP1800-series system using the CDP1882.

92CM-36399R1




Fig. 6 - 16K-byte ROM systems using the CDP1882.

92CM-37293