VDD	, 0	404 TRC	
NC	2	39 EPE	
GND	3	38 - CLSI	
RRD	4	37 CLS2	
	5	364 SBS	
RBR7	6	35 - PI	
	7	34 CRL	
RBR5 -	8	33 TBR8	
RBR4	9	32 - TBR 7	
RBR 3 4	10	31 - TBR6	
RBR2 -	11	30 - TBR5	
RBRI -	12	29 - TBR4	
PE	13	28 TBR 3	
FE	14	27 - TBR2	
0E 🛻	15	26 - TBRI	
SFD	16	25 TRO	
RRC	17	24 TRE	
DRR	18	23 TBRL	
DR 4	19	22 TBRE	
RRI	20	21 MR	
	TOP VIE	w 92CS-3455	2
TERMI	NAL ASS		
	THE MOG		

### **CMOS Universal Asynchronous Receiver/Transmitter (UART)** Features:


- Low-power CMOS circuitry -7.5 mW typ. at 3.2 MHz (max. freq.) at VDD = 5 V
- Baud rate DC to 200K bits/sec (max.) at V<sub>DD</sub> = 5 V, 85°C DC to 400K bits/sec (max.)


at V<sub>DD</sub> = 10 V, 85° C

- 4 V to 10.5 operation
- Automatic data formatting and status generation
- Fully programmable with externally selectable word length (5-8 bits), parity inhibit, even/odd parity, and 1, 1.5, or 2 stop bits
- Operating-temperature range: (CDP6402D, CD) -55 to +125° (CDP6402E, CE) -40 to +85° C
- Replaces industry types IM6402 and HD6402

The RCA CDP6402 and CDP6402C are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits for interfacing computers or microprocessors to asynchronous serial data channels. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data channels. The receiver converts serial start, data, parity, and stop bits to parallel data verifying proper code transmission, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start parity and stop bits.

The data word can be 5, 6, 7 or 8 bits in length. Parity may be odd, even or inhibited. Stop bits can be 1, 1.5, or 2 (when transmitting 5-bit code).





File Number 1328

The CDP6402 and CDP6402C can be used in a wide range of applications including modems, printers, peripherals, video terminals, remote data acquisition systems, and serial data links for distributed processing systems.

The CDP6402 and CDP6402C are functionally identical. They differ in that the CDP6402 has a recommended

#### MAXIMUM RATINGS, Absolute-Maximum Values:

operating voltage range of 4 to 10.5 volts, and the CDP6402C has a recommended operating voltage range of 4 to 6.5 volts. Both types are supplied in 40-lead dual-in-line ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix).

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )	
(Voltage referenced to VSS Terminal)	
CDP64020.5 to +11	V
CDP6402C	V
INPUT VOLTAGE RANGE, ALL INPUTS	V
DC INPUT CURRENT, ANY ONE INPUT $\pm$ 100 $\mu$	Α
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E	Ν
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E) Derate Lineary at 12 mW/°C to 200 mV	Ν
For T <sub>A</sub> = -55 to 100°C (PACKAGE TYPE D)	Ν
For T <sub>A</sub> = + 100 to +125°C (PACKAGE TYPE D) Derate Lineary at 12 mW/°C to 200 m	Ν
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	Ν
OPERATING-TEMPERATURE RANGE (TA).	
PACKAGE TYPE D	С
PACKAGE TYPE E	С
STORAGE TEMPERATURE RANGE (T <sub>sta</sub> )	С
LEAD TEMPERATURE (DURING SOLDËRING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max	С

OPERATING CONDITIONS at  $T_A$  = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

		LIMITS						
CHARACTERISTIC	CDF	P6402	CDP	UNITS				
	Min.	Max.	Min.	Max.				
DC Operating Voltage Range	4	10.5	4	6.5	v			
Input Voltage Range	VSS	VDD	VSS	VDD	]			

### STATIC ELECTRICAL CHARACTERISTICS at TA=-40 to +85° C, VDD $\pm$ 10%, Except as noted

CHARACTERISTIC		со	NDITIO	NS	LIMITS						
		٧o	VIN	VDD		CDP6402		(	CDP6402	C	UNITS
		(V)	(Ÿ)	(V).	Min.	Typ.•	Max.	Min.	Typ.●	Max.	
Quiescent Device		-	0, 5	5	-	0.01	50	1	0.02	200	μA
Current	IDD	-	0, 10	10	—	1	200	_	-		μn
Output Low Drive		0.4	0, 5	5	2	4	-	1.2	2.4		
(Sink) Current	IOL	0.5	0, 10	10	5	7	-		_	-	mA
Output High Drive		4.6	0, 5	5	-0.55	-1.1	-	-0.55	-1.1	-	
(Source) Current	юн	9.5	0, 10	10	-1.3	-2.6	-	-	-	-	
Output Voltage			0, 5	5	-	0	0.1	-	0	0.1	
Low-Level	Vol‡	-	0, 10	10	-	0	0.1	-	-	-	
Output Voltage		-	0, 5	5	4.9	5	-	4.9	5	-	
High Level	Voн‡	-	0, 10	10	9.9	10	—	—	-		v
Input Low		0.5, 4.5	-	5	-		0.8	-	-	0.8	•
Voltage	VIL	0.5, 9.5		10	-	_	0.2 V <sub>DD</sub>	—	-		
Input High		0.5, 4.5	-	5	VDD-2		-	VDD-2	-	-	
Voltage	⊻н	0.5, 9.5	-	10	- 7		—	<u> </u>		—	
Input Leakage		Any	0, 5	5	-	±10-4	±1	-		±1	
Current	IN	Input	0, 10	10		±10-4	±2	-		_	μA
3-State Output Leakage		0, 5	0, 5	5	-	±10-4	±1	-	±10-4	±1	<b>"</b> "``
Current	lout	0, 10	0, 10	10	-	±10-4	±10	-	—	—	
Operating Current,	IDD1‡	—	0, 5	5	-	1.5	-	-	1.5	—	mA
		_	0, 10	10	-	10	—				
Input Capacitance	CIN		_	_	_	5	7.5	_	5	7.5	pF
Output Capacitance	COUT	—	-	-	-	10	15	-	10	15	ρr

•Typical values are for TA=25°C and nominal VDD.

V<sub>DD</sub>. <sup>‡</sup><sup>1</sup>OL<sup>=1</sup>OH<sup>=1</sup>μA.

#Operating current is measured at 200 kHz or V<sub>DD</sub> = 5 V and 400 kHz for V<sub>DD</sub> = 10 V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

#### **DESCRIPTION OF OPERATION**

#### Initialization and Controls

A positive pulse on the MASTER RESET (MR) input resets the control, status, and receiver buffer registers, and sets the serial output (TRO) High. Timing is generated from the clock inputs RRC and TRC at a frequency equal to 16 times the serial data bit rate. The RRC and TRC inputs may be driven by a common clock, or may be driven independently by two different clocks. The CONTROL REGISTER LOAD (CRL) input is strobed to load control bits for PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECTS (SBS), and CHARACTER LENGTH SELECTS (CLS1 and CLS2). These inputs may be hand wired to VSS or VDD with CRL to VDD. When the initialization is completed, the UART is ready for receiver and/or transmitter operations.

#### Transmitter Operation

The transmitter section accepts parallel data, formats it, and transmits it in serial form (Fig. 2) on the TRO terminal.



9205-34554

#### Fig. 2 - Serial data format.

Transmitter timing is shown in Fig. 3. (A) Data is loaded into the transmitter buffer register from the inputs TBR1 through TBR8 by a logic low on the TBRL input. Valid data must be present at least t<sub>DT</sub> prior to, and t<sub>TD</sub> following, the rising edge of TBRL. If words less than 8 bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TBR1. (B) The rising edge of TBRL clears TBRE. ½ to 1½ cycles later, depending on when the TBRL pulse occurs with respect to TRC, data is transferred to the transmitter register and TRE is cleared. TBRE is set to a logic High one cycle after that.

Output data is clocked by TRC. The <u>clock</u> rate is 16 times the data rate. (C) A second pulse on TBRL loads data into the transmitter buffer register Data transfer to the transmitter register is delayed until transmission of the current character is complete. (D) Data is automatically transferred to the transmitter register and transmission of that character begins.




Fig. 3 - Transmitter timing waveforms.

#### Receiver Operation

Data is received in serial form at the RRI input. When no data is being received, RRI input must remain high. The data is clocked through the RRC. The clock rate is 16 times the data rate. Receiver timing is shown in Fig. 4.

CDP6402, CDP6402C




Fig. 4 - Receiver timing waveforms.

(A) A low level on  $\overline{\text{DRR}}$  clears the DR line. (B) During the first stop bit data is transferred from the receiver register to the RBRegister. If the word is less than 8 bits, the unused most significant bits will be a logic low. The output character is right justified to the least significant bit RBR1. A logic high on OE indicates overruns. An overrun occurs when DR has not been cleared before the present character was transferred to the RBR. (C) 1/2 clock cycle later DR is set to a logic high and FE is evaluated. A logic high on FE indicates an invalid stop bit was received A logic high on PE indicates a parity error.

#### **Start Bit Detection**

The receiver uses a 16X clock for timing (Fig. 5) The start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The center of the start bit is defined as clock count 7 1/2. If the receiver clock is a symmetrical square wave, the center of the start bit will be located within  $\pm 1/2$  clock cycle,  $\pm 1/32$  bit or  $\pm 3.125$ %. The receiver begins searching for the next start bit at 9 clocks into the first stop bit.




Fig. 5 - Start bit timing waveforms.

**Table I - Control Word Function** 

CONTROL WORD							
CLS2	CLS1	PI	EPE	SBS	DATA BITS	PARITY BIT	STOP BIT(S)
L	L	L	L	L	5	ODD	1
L	L	L	L	н	5	ODD	1.5
L	L	L	н	L	5	EVEN	1
L	L	L	н	н	5	EVEN	1.5
L	L	н	Х	L	5	DISABLED	1
L	L	н	Х	н	5	DISABLED	1.5
L	н	L	L	L	6	ODD	1
L	н	L	L	н	6	ODD	2
L	н	L	н	L	6	EVEN	1
L	н	L	н	н	6	EVEN	2
L	н	н	Х	L	6	DISABLED	1
L	н	н	х	н	6	DISABLED	2
н	L	L	L	L	7	ODD	1
н	L	L	L	н	7	ODD	2
н	L	L	н	L	7	EVEN	1
н	L	L	н	н	7	EVEN	2
н	L	н	х	L	7	DISABLED	1
н	L	н	Х	н	7	DISABLED	2
н	н	L	L	L	8	ODD	1
н	н	L	L	н	8	ODD	2
н	н	L	н	L L	8	EVEN	1 1
н	н	L	н	н	8	EVEN	2
, н	н	н	Х	L	8	DISABLED	1
н	н	н	х	н	8	DISABLED	2
			X X	н			2

#### X = Don't Care

Table II - Function Pin Definition

PIN	SYMBOL	DESCRIPTION	PIN	SYMBOL	DESCRIPTION
1 2 3 4	VDD N/C GND RRD	Positive Power Supply No Connection Ground (V <sub>SS</sub> ) A high level on RECEIVER REGISTER DISABLE forces the receiver holding register ouputs RBR1-RBR8 to a high impedance state	15	OE	A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last character was transferred to the receiver buffer register. The Error is reset at the next character's stop bit if DRR has been
5	RBR8	The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs Word formats less than 8 characters are right justified to RBR1	16	SFD	performed (i.e., DRR; active low). A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, OE, DR, TBRE to a high impedance state.
6	RBR7		17	RRC	The RECEIVER REGISTER CLOCK is 16X the receiver data rate.
7 8 9	RBR6 RBR5 RBR4	See Pin 5 - RBR8	18	DRR	A low level on DATA RECEIVED RESET clears the data received output (DR), to a low level.
10 11 12 13	RBR3 RBR2 RBR1 PE	A high level on PARITY ERROR	19	DR	A high level on DATA RECEIVED indicates a character has been received and transferred to the receiver buffer register.
		indicates that the received parity does not match parity programmed by control bits The output is active until parity matches on a succeeding character	20	RRI	Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register.
14	FE	When parity is inhibited, this output is low A high level on FRAMING ERROR indicates the first stop bit was invalid. FE will stay active until the next valid character's stop bit is received	21	MR	A high level on MASTER RESET (MR) clears PE, FE, OE and DR, and sets TRE, TBRE, and TRO. TRE is actually set on the first rising edge of TRC after MR goes high. MR should be strobed after power-up.
			22	TBRE	A high level on TRANSMITTER BUFFER REGISTER EMPTY indicates the transmitter buffer register has transferred its data to the transmitter register and is ready for new data.

### Table II - Function Pin Definition (Cont'd)

PIN	SYMBOL	DESCRIPTION						
23	ŤBRL	A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1-TBR8 into the transmitter buffer register. A low to high transition on TBRL requests data transfer to the transmitter register. If the transmitter register is busy, transfer is automatically delayed so that the two characters are						
24	TRE	transmitted end to end. A high level on TRANSMITTER REGISTER EMPTY indicates completed transmission of a character including						
25	TRO	stop bits. Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT.						
26	TBR1	Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBR8 For character formats less than 8-bits, the TBR8, 7, and 6 Inputs are ignored corresponding to the programmed word length						
27 28 29 30 31 32 33	TBR2 TBR3 TBR4 TBR5 TBR6 TBR7 TBR8	See Pin 26 - TBR1						

PIN	SYMBOL	DESCRIPTION
34	CRL	A high level on CONTROL REGISTER
35	PI	LOAD loads the control register. A high level on PARITY INHIBIT inhibits parity generation, parity checking and
36	SBS*	forces PE output low. A high level on STOP BIT SELECT selects 1.5 stop bits for a 5 character
37	CLS2"	format and 2 stop bits for other lengths. These inputs program the CHARACTER LENGTH SELECTED. (CLS1 low CLS2
38 39	CLS1* EPE*	low 5-bits) (CLS1 high CLS2 low 6-bits) (CLS1 low CLS2 high 7-bits) (CLS1 high CLS2 high 8-bits). See Pin 37 - CLS2 When PI is low, a high level on EVEN PARITY ENABLE generates and checks
40	TRC	even parity A low level selects odd parity The TRANSMITTER REGISTER CLOCK is 16X the transmit data rate.

\*See Table I (Control Word Function)

4

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85° C, V<sub>DD</sub>  $\pm$  5%, t<sub>r</sub>, t<sub>f</sub> = 20 ns,


VIH = 0.7 VDD, VIL = 0.3 VDD, CL = 100 pF


				LI	AITS		!
		2	СD	P6402	CDF	6402C	
CHARACTERISTIC <sup>†</sup>		V <sub>DD</sub> (V)	Тур.•	Max.∆	Тур.●	Max.∆	UNITS
System Timing (See Fig. 6)							
Minimum Pulse Width: CRL	tCRL	5 10	50 40	150 100	50 —	150 —	
Minimum Setup Time Control Word to CRL	tcwc	5 10	20 0	50 40	20 —	50 —	
Minimum Hold Time Control Word after CRL	tccw	5 10	40 20	60 30	40 —	60 —	
Propagation Delay Time SFD High to SOD	<sup>t</sup> SFDH	5 10	130 100	200 150	130 —	200 —	ns
SFD Low to SOD	<sup>t</sup> SFDL	5 10	130 40	200 60	130	200	115
RRD High to Receiver Register High Impedance	<sup>t</sup> RRDH	5 10	80 40	150 70	80 	150 —	
RRD Low to Receiver Register Active	tRRDL	5 10	80 40	150 70	80 —	150 —	
Minimum Pulse Width: MR		5 10	200 100	400 200	200	400 —	

•Typical values for  $T_A = 25^{\circ} C$  and nominal V<sub>DD</sub>.

 $\Delta$ Maximum limits of minimum characteristics are the values above which all devices function.

<sup>†</sup>All measurements are made at the 50% point of the transition except tri-state measurements






# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85° C, V<sub>DD</sub> $\pm$ 5%, t<sub>f</sub>, t<sub>f</sub> = 20 ns, V<sub>IH</sub> = 0.7 V<sub>DD</sub>, V<sub>IL</sub> = 0.3 V<sub>DD</sub>, C<sub>L</sub> = 100 pF

	· · · · · · · · · · · · · · · · · · ·			LIF	MITS		
			CDP6402		CD	P6402C	
CMARACTERISTIC /			Typ.•	Max.∆	Тур.●	Max.∆	UNITS
Transmitter Timing (See Fig. 7)							
Minimum Clock Period (TRC)	tcc	5 10	250 125	310 155	250	310	
Minimum Pulse Width: Clock Low Level	tCL	5 10	100 75	125 100	100	125 —	
Clock High Level	tСН	5 10	100 75	125 100	100	125 —	
TBRL	<sup>t</sup> тнтн	5 10	80 40	200 100	80 —	200 —	
Minimum Setup Time: TBRL to Clock	tтнс	5 10	175 90	275 150	175 —	275 —	
Data to TBRL S	<sup>t</sup> DT	5 10	20 0	50 40	20 —	50 —	ns
Minimum Hold Time: Data after TBRL	<sup>t</sup> TD	5 10	40 20	60 30	40 —	60 —	
Propagation Delay Time: Clock to Data Start Bit	tCD	5 10	300 150	450 225	300 —	450 —	
Clock to TBRE	tСт	5 10	330 100	400 150	330 —	400	
TBAL to TBRE	<sup>t</sup> TTHR	, 5 10	200 100	300 150	200	300 —	
Clock to TRE	ttts	5 10	330 100	400 150	330 —	400	

Typical values for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

AMaximum limits of minimum characteristics are the values above which all devices function.

<sup>†</sup>All measurements are made at the 50% point of the transition except tri-state measurements.



DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85° C, VDD  $\pm$  5%, tr, tr = 20 ns,

VIH = 0.7 VDD, VIL = 0.3 VDD, CL = 100 pF

		Τ					
			CDP6402		CDP6402C		
CHARACTERISTIC			Typ.*	Max.∆	Typ.•	Max.∆	UNITS
Receiver Timing (See Fig. 8)							
Minimum Clock Period (RRC)	tCC	5 10	250 125	310 155	250	310	
Minimum Pulse Width: Clock Low Level	tCL	5 10	100 75	125 100	100	125	
Clock High Level	tСН	5 10	100 75	125 100	100	125	
DATA RECEIVED RESET	tDD	5 10	50 25	75 40	50 —	75	
Minimum Setup Time: Data Start Bit to Clock	<sup>t</sup> DC	5 10	100 50	150 75	100	150 	
Propagation Delay Time: DATA RECEIVED RESET to Data Received	<sup>t</sup> DDA	5 10	150 75	250 125	150	250 —	ns
Clock to Data Valid	<sup>t</sup> CDV	5 10	275 110	400 175	275	400	
Clock to DR	<sup>t</sup> CDA	5 10	275 110	400 175	275	400	-
Clock to Overrun Error	<sup>t</sup> COE	5 10	275 100	400 150	275	400	
Clock to Parity Error	<sup>t</sup> CPE	5 10	240 120	375 175	240	375	
Clock to Framing Error	<sup>t</sup> CFE	5 10	200 100	300 150	200	300	

Typical values for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

AMaximum limits of minimum characteristics are the values above which all devices function.

<sup>†</sup>All measurements are made at the 50% point of the transition except tri-state measurements.




Fig. 8 - Receiver timing waveforms.