


CDP6402, CDP6402C



CMOS Universal Asynchronous Receiver/Transmitter (UART)

Features:

- Low-power CMOS circuitry — 7.5 mW typ. at 3.2 MHz (max. freq.) at $V_{DD} = 5\text{ V}$
- Baud rate - DC to 200K bits/sec (max.) at $V_{DD} = 5\text{ V}, 85^\circ\text{C}$ DC to 400K bits/sec (max.) at $V_{DD} = 10\text{ V}, 85^\circ\text{C}$
- 4 V to 10.5 V operation
- Automatic data formatting and status generation
- Fully programmable with externally selectable word length (5-8 bits), parity inhibit, even/odd parity, and 1, 1.5, or 2 stop bits
- Operating-temperature range: (CDP6402D, CD) -55 to +125°C (CDP6402E, CE) -40 to +85°C
- Replaces industry types IM6402 and HD6402

The RCA CDP6402 and CDP6402C are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits for interfacing computers or microprocessors to asynchronous serial data channels. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data channels. The receiver converts serial start, data, parity, and stop bits to parallel

data verifying proper code transmission, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start parity and stop bits.

The data word can be 5, 6, 7 or 8 bits in length. Parity may be odd, even or inhibited. Stop bits can be 1, 1.5, or 2 (when transmitting 5-bit code).




Fig. 1 - Functional block diagram.



CDP6402, CDP6402C

The CDP6402 and CDP6402C can be used in a wide range of applications including modems, printers, peripherals, video terminals, remote data acquisition systems, and serial data links for distributed processing systems.

operating voltage range of 4 to 10.5 volts, and the CDP6402C has a recommended operating voltage range of 4 to 6.5 volts. Both types are supplied in 40-lead dual-in-line ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix).

The CDP6402 and CDP6402C are functionally identical. They differ in that the CDP6402 has a recommended

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})
(Voltage referenced to V_{SS} Terminal)

CDP6402 -0.5 to +11 V
CDP6402C -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ± 100 μA

POWER DISSIPATION PER PACKAGE (P_D):
For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW
For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
For T_A = -55 to 100°C (PACKAGE TYPE D) 500 mW
For T_A = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR
For T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):
PACKAGE TYPE D -55 to +125°C
PACKAGE TYPE E -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C

OPERATING CONDITIONS at T_A = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP6402		CDP6402C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range		10.5	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	V _{SS}	V _{DD}	

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, V_{DD} ±10%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP6402			CDP6402C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current	I _{DD}	0, 5	5	—	0.01	50	—	0.02	200	μA
		0, 10	10	—	1	200	—	—	—	
Output Low Drive (Sink) Current	I _{OL}	0.4, 0.5	5	2	4	—	1.2	2.4	—	mA
		0.5, 0, 10	10	5	7	—	—	—	—	
Output High Drive (Source) Current	I _{OH}	4.6, 0.5	5	-0.55	-1.1	—	-0.55	-1.1	—	mA
		9.5, 0, 10	10	-1.3	-2.6	—	—	—	—	
Output Voltage Low-Level	V _{OL} ‡	—, 0.5	5	—	0	0.1	—	0	0.1	V
		—, 0, 10	10	—	0	0.1	—	—	—	
Output Voltage High Level	V _{OH} ‡	—, 0.5	5	4.9	5	—	4.9	5	—	V
		—, 0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage	V _{IL}	0.5, 4.5	—	5	—	0.8	—	—	0.8	V
		0.5, 9.5	—	10	—	0.2V _{DD}	—	—	—	
Input High Voltage	V _{IH}	0.5, 4.5	—	5	V _{DD} -2	—	—	V _{DD} -2	—	V
		0.5, 9.5	—	10	7	—	—	—	—	
Input Leakage Current	I _{IN}	Any Input	0, 5	5	—	±10 ⁻⁴	±1	—	±1	μA
			0, 10	10	—	±10 ⁻⁴	±2	—	—	
3-State Output Leakage Current	I _{OUT}	0, 5	0, 5	5	—	±10 ⁻⁴	±1	—	±10 ⁻⁴	μA
		0, 10	0, 10	10	—	±10 ⁻⁴	±10	—	—	
Operating Current, I _{DD1} ‡		—, 0.5	0, 5	5	—	1.5	—	—	1.5	mA
		—, 0, 10	0, 10	10	—	10	—	—	—	
Input Capacitance	C _{IN}	—	—	—	—	5	7.5	—	5	pF
Output Capacitance	C _{OUT}	—	—	—	—	10	15	—	10	

*Typical values are for T_A=25°C and nominal V_{DD}. ‡I_{OL}=I_{OH}=1 μA.

#Operating current is measured at 200 kHz or V_{DD} = 5 V and 400 kHz for V_{DD} = 10 V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

CDP6402, CDP6402C

DESCRIPTION OF OPERATION

Initialization and Controls

A positive pulse on the MASTER RESET (MR) input resets the control, status, and receiver buffer registers, and sets the serial output (TRO) High. Timing is generated from the clock inputs RRC and TRC at a frequency equal to 16 times the serial data bit rate. The RRC and TRC inputs may be driven by a common clock, or may be driven independently by two different clocks. The CONTROL REGISTER LOAD (CRL) input is strobed to load control bits for PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECTS (SBS), and CHARACTER LENGTH SELECTS (CLS1 and CLS2). These inputs may be hand wired to V_{SS} or V_{DD} with CRL to V_{DD}. When the initialization is completed, the UART is ready for receiver and/or transmitter operations.

Transmitter Operation

The transmitter section accepts parallel data, formats it, and transmits it in serial form (Fig. 2) on the TRO terminal.




Fig. 2 - Serial data format.

Transmitter timing is shown in Fig. 3. (A) Data is loaded into the transmitter buffer register from the inputs TBR1 through TBR8 by a logic low on the TBRL input. Valid data must be present at least t_{DP} prior to, and t_{DP} following, the rising edge of TBRL. If words less than 8 bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TBR1. (B) The rising edge of TBRL clears TBRE. $\frac{1}{2}$ to $1\frac{1}{2}$ cycles later, depending on when the TBRL pulse occurs with respect to TRC, data is transferred to the transmitter register and TRE is cleared. TBRE is set to a logic High one cycle after that.

Output data is clocked by TRC. The clock rate is 16 times the data rate. (C) A second pulse on TBRL loads data into the transmitter buffer register. Data transfer to the transmitter register is delayed until transmission of the current character is complete. (D) Data is automatically transferred to the transmitter register and transmission of that character begins.




Fig. 3 - Transmitter timing waveforms.

Receiver Operation

Data is received in serial form at the RRI input. When no data is being received, RRI input must remain high. The data is clocked through the RRC. The clock rate is 16 times the data rate. Receiver timing is shown in Fig. 4.




Fig. 4 - Receiver timing waveforms.

(A) A low level on \overline{DRR} clears the DR line. (B) During the first stop bit data is transferred from the receiver register to the RBRegister. If the word is less than 8 bits, the unused most significant bits will be a logic low. The output character is right justified to the least significant bit RBRI1. A logic high on OE indicates overruns. An overrun occurs when DR has not been cleared before the present character was transferred to the RBR. (C) $\frac{1}{2}$ clock cycle later DR is set to a logic high and FE is evaluated. A logic high on FE indicates an invalid stop bit was received. A logic high on PE indicates a parity error.

Start Bit Detection

The receiver uses a 16X clock for timing (Fig. 5). The start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The center of the start bit is defined as clock count 7 $\frac{1}{2}$. If the receiver clock is a symmetrical square wave, the center of the start bit will be located within $\pm 1/2$ clock cycle, $\pm 1/32$ bit or $\pm 3.125\%$. The receiver begins searching for the next start bit at 9 clocks into the first stop bit.




Fig. 5 - Start bit timing waveforms.

4

CDP6402, CDP6402C

Table I - Control Word Function

CONTROL WORD					DATA BITS	PARITY BIT	STOP BIT(S)
CLS2	CLS1	PI	EPE	SBS			
L	L	L	L	L	5	ODD	1
L	L	L	L	H	5	ODD	1.5
L	L	L	H	L	5	EVEN	1
L	L	L	H	H	5	EVEN	1.5
L	L	H	X	L	5	DISABLED	1
L	L	H	X	H	5	DISABLED	1.5
L	H	L	L	L	6	ODD	1
L	H	L	L	H	6	ODD	2
L	H	L	H	L	6	EVEN	1
L	H	L	H	H	6	EVEN	2
L	H	H	X	L	6	DISABLED	1
L	H	H	X	H	6	DISABLED	2
H	L	L	L	L	7	ODD	1
H	L	L	L	H	7	ODD	2
H	L	L	H	L	7	EVEN	1
H	L	L	H	H	7	EVEN	2
H	L	H	X	L	7	DISABLED	1
H	L	H	X	H	7	DISABLED	2
H	H	L	L	L	8	ODD	1
H	H	L	L	H	8	ODD	2
H	H	L	H	L	8	EVEN	1
H	H	L	H	H	8	EVEN	2
H	H	H	X	L	8	DISABLED	1
H	H	H	X	H	8	DISABLED	2

X = Don't Care

Table II - Function Pin Definition

PIN	SYMBOL	DESCRIPTION	PIN	SYMBOL	DESCRIPTION
1	VDD	Positive Power Supply	15	OE	A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last character was transferred to the receiver buffer register. The Error is reset at the next character's stop bit if DRR has been performed (i.e., DRR; active low).
2	N/C	No Connection	16	SFD	A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, OE, DR, TBRE to a high impedance state.
3	GND	Ground (VSS)	17	RRC	The RECEIVER REGISTER CLOCK is 16X the receiver data rate.
4	RRD	A high level on RECEIVER REGISTER DISABLE forces the receiver holding register outputs RBR1-RBR8 to a high impedance state	18	\overline{DRR}	A low level on DATA RECEIVED RESET clears the data received output (DR), to a low level.
5	RBR8	The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs. Word formats less than 8 characters are right justified to RBR1	19	DR	A high level on DATA RECEIVED indicates a character has been received and transferred to the receiver buffer register.
6	RBR7	} See Pin 5 - RBR8	20	RRI	Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register.
7	RBR6		21	MR	A high level on MASTER RESET (MR) clears PE, FE, OE and DR, and sets TRE, TBRE, and TRO. TRE is actually set on the first rising edge of TRC after MR goes high. MR should be strobed after power-up.
8	RBR5		22	TBRE	A high level on TRANSMITTER BUFFER REGISTER EMPTY indicates the transmitter buffer register has transferred its data to the transmitter register and is ready for new data.
9	RBR4				
10	RBR3				
11	RBR2				
12	RBR1				
13	PE	A high level on PARITY ERROR indicates that the received parity does not match parity programmed by control bits. The output is active until parity matches on a succeeding character. When parity is inhibited, this output is low			
14	FE	A high level on FRAMING ERROR indicates the first stop bit was invalid. FE will stay active until the next valid character's stop bit is received			

CDP6402, CDP6402C

Table II - Function Pin Definition (Cont'd)

PIN	SYMBOL	DESCRIPTION
23	TBRL	A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1-TBR8 into the transmitter buffer register. A low to high transition on TBRL requests data transfer to the transmitter register. If the transmitter register is busy, transfer is automatically delayed so that the two characters are transmitted end to end.
24	TRE	A high level on TRANSMITTER REGISTER EMPTY indicates completed transmission of a character including stop bits.
25	TRO	Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT.
26	TBR1	Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBR8. For character formats less than 8-bits, the TBR8, 7, and 6 inputs are ignored corresponding to the programmed word length
27	TBR2	} See Pin 26 - TBR1
28	TBR3	
29	TBR4	
30	TBR5	
31	TBR6	
32	TBR7	
33	TBR8	

PIN	SYMBOL	DESCRIPTION
34	CRL	A high level on CONTROL REGISTER LOAD loads the control register.
35	PI*	A high level on PARITY INHIBIT inhibits parity generation, parity checking and forces PE output low.
36	SBS*	A high level on STOP BIT SELECT selects 1.5 stop bits for a 5 character format and 2 stop bits for other lengths.
37	CLS2*	These inputs program the CHARACTER LENGTH SELECTED. (CLS1 low CLS2 low 5-bits) (CLS1 high CLS2 low 6-bits) (CLS1 low CLS2 high 7-bits) (CLS1 high CLS2 high 8-bits).
38	CLS1*	See Pin 37 - CLS2
39	EPE*	When PI is low, a high level on EVEN PARITY ENABLE generates and checks even parity. A low level selects odd parity.
40	TRC	The TRANSMITTER REGISTER CLOCK is 16X the transmit data rate.

*See Table I (Control Word Function)

CDP6402, CDP6402C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF

CHARACTERISTIC †	V_{DD} (V)	LIMITS				UNITS
		CDP6402		CDP6402C		
		Typ.*	Max.Δ	Typ.*	Max.Δ	


System Timing (See Fig. 6)

CHARACTERISTIC	Symbol	5V	5V	15V	5V	15V	Units
Minimum Pulse Width: CRL	t_{CRL}	5 10	50 40	150 100	50 —	150 —	ns
Minimum Setup Time Control Word to CRL	t_{CWC}	5 10	20 0	50 40	20 —	50 —	
Minimum Hold Time Control Word after CRL	t_{CCW}	5 10	40 20	60 30	40 —	60 —	
Propagation Delay Time SFD High to SOD	t_{SFDH}	5 10	130 100	200 150	130 —	200 —	
SFD Low to SOD	t_{SFDL}	5 10	130 40	200 60	130 —	200 —	
RRD High to Receiver Register High Impedance	t_{RRDH}	5 10	80 40	150 70	80 —	150 —	
RRD Low to Receiver Register Active	t_{RRDL}	5 10	80 40	150 70	80 —	150 —	
Minimum Pulse Width: MR		5 10	200 100	400 200	200 —	400 —	

*Typical values for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

ΔMaximum limits of minimum characteristics are the values above which all devices function.

†All measurements are made at the 50% point of the transition except tri-state measurements



92CM - 38055

Fig. 6 - System timing waveforms.

CDP6402, CDP6402C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20\text{ ns}$,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100\text{ pF}$


CHARACTERISTIC †	V _{DD} (V)	LIMITS				UNITS	
		CDP6402		CDP6402C			
		Typ.*	Max.Δ	Typ.*	Max.Δ		
Transmitter Timing (See Fig. 7)							
Minimum Clock Period (TRC)	t _{CC}	5 10	250 125	310 155	250 —	310 —	ns
Minimum Pulse Width: Clock Low Level	t _{CL}	5	100	125	100	125	
		10	75	100	—	—	
Clock High Level	t _{CH}	5 10	100 75	125 100	100 —	125 —	
TBRL	t _{THTH}	5 10	80 40	200 100	80 —	200 —	
Minimum Setup Time: TBRL to Clock	t _{THC}	5	175	275	175	275	
		10	90	150	—	—	
Data to TBRL ↗	t _{DT}	5 10	20 0	50 40	20 —	50 —	
Minimum Hold Time: Data after TBRL ↗	t _{TD}	5	40	60	40	60	
		10	20	30	—	—	
Propagation Delay Time: Clock to Data Start Bit	t _{CD}	5	300	450	300	450	
		10	150	225	—	—	
Clock to TBRE	t _{CT}	5 10	330 100	400 150	330 —	400 —	
TBRL to TBRE	t _{TTHR}	5 10	200 100	300 150	200 —	300 —	
Clock to TRE	t _{TTS}	5 10	330 100	400 150	330 —	400 —	

4

*Typical values for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

ΔMaximum limits of minimum characteristics are the values above which all devices function.

†All measurements are made at the 50% point of the transition except tri-state measurements.



- * THE HOLDING REGISTER IS LOADED ON THE TRAILING EDGE OF TBRL
- ** THE TRANSMITTER SHIFT REGISTER, IF EMPTY, IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST 1/2 CLOCK PERIOD + t_{THC} AFTER THE TRAILING EDGE OF TBRL AND TRANSMISSION OF A START BIT 1/2 CLOCK PERIOD + t_{CD} LATER

Fig. 7 - Transmitter timing waveforms.

CDP6402, CDP6402C


DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20\text{ ns}$,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100\text{ pF}$

CHARACTERISTIC †	V _{DD} (V)	LIMITS				UNITS	
		CDP6402		CDP6402C			
		Typ.*	Max.Δ	Typ.*	Max.Δ		
Receiver Timing (See Fig. 8)							
Minimum Clock Period (RRC)	t _{CC}	5 10	250 125	310 155	250 —	310 —	ns
Minimum Pulse Width:							
Clock Low Level	t _{CL}	5 10	100 75	125 100	100 —	125 —	
Clock High Level	t _{CH}	5 10	100 75	125 100	100 —	125 —	
DATA RECEIVED RESET	t _{DD}	5 10	50 25	75 40	50 —	75 —	
Minimum Setup Time:							
Data Start Bit to Clock	t _{DC}	5 10	100 50	150 75	100 —	150 —	
Propagation Delay Time:							
DATA RECEIVED RESET to Data Received	t _{DDA}	5 10	150 75	250 125	150 —	250 —	
Clock to Data Valid	t _{CDV}	5 10	275 110	400 175	275 —	400 —	
Clock to DR	t _{CDA}	5 10	275 110	400 175	275 —	400 —	
Clock to Overrun Error	t _{COE}	5 10	275 100	400 150	275 —	400 —	
Clock to Parity Error	t _{CPE}	5 10	240 120	375 175	240 —	375 —	
Clock to Framing Error	t _{CFE}	5 10	200 100	300 150	200 —	300 —	

*Typical values for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

ΔMaximum limits of minimum characteristics are the values above which all devices function.

†All measurements are made at the 50% point of the transition except tri-state measurements.



* IF A START BIT OCCURS AT A TIME LESS THAN t_{DC} BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.

** IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE

Fig. 8 - Receiver timing waveforms.